## FLASH MEMORY

**CMOS** 

32 M (4M  $\times$  8/2M  $\times$  16) BIT

MirrorFlash<sup>TM\*</sup>

# MBM29PL32TM/BM 90/10

#### ■ DESCRIPTION


The MBM29PL32TM/BM is a 32M-bit, 3.0 V-only Flash memory organized as 4M bytes by 8 bits or 2M words by 16 bits. The MBM29PL32TM/BM is offered in 48-pin TSOP(1) and 48-ball FBGA. The device is designed to be programmed in-system with the standard 3.0 V Vcc supply. 12.0 V Vpp and 5.0 V Vcc are not required for write or erase operations. The devices can also be reprogrammed in standard EPROM programmers.

(Continued)

#### **■ PRODUCT LINE UP**

Part No.	MBM	29PL32TM/BM
Fait No.	90	10
Vcc	3.0 V to 3.6 V	3.0 V to 3.6 V
Max Address Access Time	90 ns	100 ns
Max CE Access Time	90 ns	100 ns
Max Page Read Access Time	25 ns	30 ns

### **■ PACKAGES**



<sup>\*:</sup> MirrorFlash<sup>TM</sup> is a trademark of Fujitsu Limited.

Notes: • Programming in byte mode (×8) is prohibited.

Programming to the address that already contains data is prohibited.
 (It is mandatory to erase data prior to overprogram on the same address.)



#### (Continued)

The standard MBM29PL32TM/BM offers access times of 90 ns, allowing operation of high-speed microprocessors without wait states. To eliminate bus contention the devices have separate chip enable  $(\overline{CE})$ , write enable  $(\overline{WE})$ , and output enable  $(\overline{OE})$  controls.

The MBM29PL32TM/BM supports command set compatible with JEDEC single-power-supply EEPROMS standard. Commands are written into the command register. The register contents serve as input to an internal statemachine which controls the erase and programming circuitry. Write cycles also internally latch addresses and data needed for the programming and erase operations. Reading data out of the devices is similar to reading from 5.0 V and 12.0 V Flash or EPROM devices.

The MBM29PL32TM/BM is programmed by executing the program command sequence. This will invoke the Embedded Program Algorithm™ which is an internal algorithm that automatically times the program pulse widths and verifies proper cell margin. Erase is accomplished by executing the erase command sequence. This will invoke the Embedded Erase Algorithm™ which is an internal algorithm that automatically preprograms the array if it is not already programmed before executing the erase operation. During erase, the device automatically times the erase pulse widths and verifies proper cell margin.

The device also features a sector erase architecture. The sector mode allows each sector to be erased and reprogrammed without affecting other sectors. All sectors are erased when shipped from the factory.

The device features single 3.0 V power supply operation for both read and write functions. Internally generated and regulated voltages are provided for the program and erase operations. A low  $V_{CC}$  detector automatically inhibits write operations on the loss of power. The end of program or erase is detected by  $\overline{Data}$  Polling of  $DQ_7$ , by the Toggle Bit feature on  $DQ_6$ . Once the end of a program or erase cycle has been completed, the devices internally return to the read mode.

Fujitsu Flash technology combines years of Flash memory manufacturing experience to produce the highest levels of quality, reliability, and cost effectiveness. The devices electrically erase all bits within a sector simultaneously via hot-hole assisted erase. The words are programmed one word at a time using the EPROM programming mechanism of hot electron injection.

#### **■ FEATURES**

- 0.23 μm Process Technology
- Single 3.0 V read, program and erase

Minimizes system level power requirements

Industry-standard pinouts

48-pin TSOP (1) (Package suffix: TN - Normal Bend Type)

48-ball FBGA(Package suffix: PBT)

- Minimum 100,000 program/erase cycles
- High performance Page mode

Fast 8 bytes / 4 words access capability

· Sector erase architecture

Eight 8K byte and sixty-three 64K byte sectors

Eight 4K word and sixty-three 32K word sectors

Any combination of sectors can be concurrently erased. Also supports full chip erase

Boot Code Sector Architecture

T = Top sector

B = Bottom sector

HiddenROM

256 bytes / 128 words of HiddenROM, accessible through a "HiddenROM Entry" command sequence Factory serialized and protected to provide a secure electronic serial number (ESN)

• WP/ACC input pin

At  $V_{\text{IL}}$ , allows protection of outermost two 8K bytes / 4K words sectors, regardless of sector protection/unprotection status

At V<sub>ACC</sub>, increases program performance

• Embedded Erase™\* Algorithms

Automatically pre-programs and erases the chip or any sector

• Embedded Program™\* Algorithms

Automatically writes and verifies data at specified address

- Data Polling and Toggle Bit feature for detection of program or erase cycle completion
- Ready/Busy output (RY/BY)

Hardware method for detection of program or erase cycle completion

Automatic sleep mode

When addresses remain stable, automatically switches themselves to low power mode

Program Suspend/Resume

Suspends the program operation to allow a read in another address

- Low Vcc write inhibit ≤ 2.5 V
- Erase Suspend/Resume

Suspends the erase operation to allow a read data and/or program in another sector within the same device

Sector Group Protection

Hardware method disables any combination of sector groups from program or erase operations

- Sector Group Protection Set function by Extended sector protect command
- Fast Programming Function by Extended Command
- Temporary sector group unprotection


Temporary sector group unprotection via the RESET pin


This feature allows code changes in previously locked sectors

In accordance with CFI (<u>Common Flash Memory Interface</u>)

<sup>\*:</sup> Embedded Erase<sup>TM</sup> and Embedded Program<sup>TM</sup> are trademarks of Advanced Micro Devices, Inc.

#### **■ PIN ASSIGNMENTS**






### **■ PIN DESCRIPTIONS**


### MBM29PL32TM/BM Pin Configuration

Pin	Function
A <sub>20</sub> to A <sub>0</sub> , A <sub>-1</sub>	Address Inputs
DQ <sub>15</sub> to DQ <sub>0</sub>	Data Inputs/Outputs
CE	Chip Enable
ŌĒ	Output Enable
WE	Write Enable
WP/ACC	Hardware Write Protection/Program Acceleration
RESET	Hardware Reset Pin/Temporary Sector Group Unprotection
BYTE	Select Byte or Word mode
RY/ <del>BY</del>	Ready/Busy Output
Vcc	Device Power Supply
Vss	Device Ground
N.C.	No Internal Connection

### **■ BLOCK DIAGRAM**



### **■ LOGIC SYMBOL**



#### **■ DEVICE BUS OPERATION**

MBM29PL32TM/BM User Bus Operations (Word Mode : BYTE = VIH)

Operation	CE	OE	WE	Ao	<b>A</b> 1	<b>A</b> <sub>2</sub>	Аз	<b>A</b> 6	<b>A</b> 9	DQ <sub>0</sub> to DQ <sub>15</sub>	RESET	WP/ ACC
Standby	Н	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Hi-Z	Н	Χ
Autoselect Manufacture Code*1	L	L	Н	L	L	L	L	L	VID	Code	Н	Х
Autoselect Device Code*1	L	L	Н	Н	L	L	L	L	VID	Code	Н	Х
Read	L	L	Н	A <sub>0</sub>	<b>A</b> <sub>1</sub>	A <sub>2</sub>	Аз	A <sub>6</sub>	<b>A</b> 9	<b>D</b> оит	Н	Х
Output Disable	L	Н	Н	Χ	Χ	Χ	Χ	Χ	Χ	Hi-Z	Н	Х
Write (Program/Erase)	L	Н	L	A <sub>0</sub>	<b>A</b> 1	<b>A</b> <sub>2</sub>	Аз	<b>A</b> 6	<b>A</b> 9	*3	Н	*4
Enable Sector Group Protection*2	L	Н	L	L	Н	L	L	L	Χ	*3	VID	Н
Temporary Sector Group Unprotection	Х	Х	Х	Х	Х	Х	Х	Х	Х	*3	VID	Н
Reset (Hardware)	Х	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Hi-Z	L	Х
Sector Write Protection	Х	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Х	Н	L

**Legend**: L = V<sub>IL</sub>, H = V<sub>IH</sub>, X = V<sub>IL</sub> or V<sub>IH</sub>. See "■ ELECTRICAL CHARACTERISTICS 1. DC Characteristics" for voltage levels.

 $Hi-Z = High-Z, V_{ID} = 11.5 V to 12.5 V$ 

- \*1: Manufacturer and device codes may also be accessed via a command register write sequence. See "Sector Group Protection Verify Autoselect Codes".
- \*2: Refer to "Sector Group Protection" in FUNCTIONAL DESCRIPTION.
- \*3: DIN or DOUT as required by command sequence, data pulling, or sector protect algorithm
- \*4: If WP/ACC = V<sub>IL</sub>, the outermost two sectors remain protected.

  If WP/ACC = V<sub>IH</sub>, the outermost two sectors will be protected or unprotected as determined by the method specified in "Sector Group Protection" in FUNCTIONAL DESCRIPTION.

#### MBM29PL32TM/BM User Bus Operations (Byte Mode : BYTE = V<sub>IL</sub>)

Operation	CE	ŌĒ	WE	DQ <sub>15</sub> / A <sub>-1</sub>	Ao	<b>A</b> 1	<b>A</b> <sub>2</sub>	Аз	<b>A</b> 6	A <sub>9</sub>	DQ <sub>0</sub> to	RESET	WP/ ACC
Standby	Н	Χ	Χ	Х	Χ	Χ	Χ	Χ	Χ	Χ	Hi-Z	Н	Х
Autoselect Manufacture Code*1	L	L	Н	L	L	L	L	L	L	VID	Code	Н	Χ
Autoselect Device Code*1	L	L	Н	L	Н	L	L	L	L	VID	Code	Н	Χ
Read	L	L	Н	<b>A</b> -1	A <sub>0</sub>	<b>A</b> <sub>1</sub>	<b>A</b> <sub>2</sub>	Аз	<b>A</b> <sub>6</sub>	<b>A</b> 9	<b>D</b> оит	Н	Χ
Output Disable	L	Н	Н	Х	Χ	Χ	Χ	Χ	Χ	Χ	Hi-Z	Н	Χ
Write (Erase)	L	Н	L	<b>A</b> -1	A <sub>0</sub>	<b>A</b> 1	<b>A</b> <sub>2</sub>	Аз	<b>A</b> 6	<b>A</b> 9	*3	Н	*4
Enable Sector Group Protection*2	L	Н	L	L	L	Н	L	L	L	Χ	*3	VID	Н
Temporary Sector Group Unprotection	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	*3	VID	Н
Reset (Hardware)	Χ	Χ	Χ	Х	Χ	Χ	Χ	Χ	Χ	Χ	Hi-Z	L	Х
Sector Write Protection	Χ	Χ	Χ	Х	Χ	Χ	Х	Χ	Х	Х	Х	Н	L

Legend: L = V<sub>IL</sub>, H = V<sub>IH</sub>, X = V<sub>IL</sub> or V<sub>IH</sub>. See "■ ELECTRICAL CHARACTERISTICS 1. DC Characteristics" for voltage levels.

Hi-Z = High-Z, V<sub>ID</sub> = 11.5 V to 12.5 V

- \*1: Manufacturer and device codes may also be accessed via a command register write sequence. See "MBM29PL32TM/BM Standard Command Definitions".
- \*2: Refer to "Sector Group Protection".
- \*3: DIN or DOUT as required by command sequence, data pulling, or sector protect algorithm
- \*4: If WP/ACC = V<sub>IL</sub>, the outermost two sectors remain protected.

  If WP/ACC = V<sub>IH</sub>, the outermost two sectors will be protected or unprotected as determined by the method specified in "Sector Group Protection" in page 23.

#### MBM29PL32TM/BM Standard Command Definitions\*1

Command Seguence		Bus Write Cycles	First Write			nd Bus Cycle	Third Write		Read	h Bus /Write cle	Fifth Write	Bus Cycle	Sixth Write	
Coquonico		Řeq'd	Addr	Data	Addr	Data	Addr	Data	Addr	Data	Addr	Data	Addr	Data
Reset*2	Word/ Byte	1	XXXh	F0h	_	_	_	_	_	_	_	_	_	_
D (+2	Word	•	555h		2AAh		555h	<b>5</b> 01	D 4 *10	D D *12				
Reset*2	Byte	3	AAAh	AAh	555h	55h	AAAh	F0h	RA*13	RD*13	_		_	_
Autopologi	Word	3	555h	A A L	2AAh		555h	004	00h*13	04h* <sup>13</sup>				
Autoselect	Byte	3	AAAh	AAh	555h	55h	AAAh	90h	oon 19	U4n <sup>-13</sup>	_	_	_	_
Program	Word	4	555h	AAh	2AAh	55h	555h	A0h	PA	PD	_	_	_	_
Chin Franc	Word	G	555h	A A L	2AAh		555h	006	555h	A A L	2AAh		555h	40h
Chip Erase	Byte	6	AAAh	AAh	555h	55h	AAAh	80h	AAAh	AAh	555h	55h	AAAh	10h
Sector Erase	Word	6	555h	AAh	2AAh	55h	555h	80h	555h	AAh	2AAh	55h	SA	30h
Sector Erase	Byte	O	AAAh	AAII	555h	5511	AAAh	OUII	AAAh	AAII	555h	3311	SA	3011
Program/Erase Susp	end*3	1	XXXh	B0h	_	_	_	_	_	_	_	_	_	_
Program/Erase Resu	ıme*³	1	XXXh	30h	_	_	_	_	_	_	_	_	_	_
Set to Fast Mode*4	Word	3	555h	AAh	2AAh	E E b	555h	20h						
Set to Fast Mode 4	Byte	3	AAAh	AAn	555h	55h	AAAh	20h	_	_	_	_	_	_
Fast Program*4	Word	2	XXXh	A0h	PA	PD	_	_	_	_	_	_	_	_
Reset from Fast Mode*5	Word/ Byte	2	XXXh	90h	XXXh	00h*12	_	_	_	_	_	_	_	_
Write to Buffer	Word	20	555h	AAh	2AAh	55h	SA	05h	SA	0Fh	PA	PD	WBL	PD
Write to buller	Byte	20	AAAh	AAn	555h	วอก	SA	25h	SA	UFN	PA	PD	WBL	PD
Program Buffer to FI (Confirm)	ash	1	SA	29h	_	_	_	_	_	_	_	_	_	_
Write to Buffer Abort	Word	•	555h		2AAh		555h	<b>5</b> 01						
Reset*6	Byte	3	AAAh	AAh	555h	55h	AAAh	F0h	_	_	_	_	_	_
Extended Sector Group Protection*7,*8	Word Byte	4	XXXh	60h	SGA	60h	SGA	40h	SGA *13	SD*13	_	_	_	_
O *0	Word	4	55h	001										
Query*9	Byte	1	AAh	98h	_	_		_	_	_	_		_	_
HiddenROM	Word	3	555h	A A L	2AAh		555h	006						
Entry*10	Byte	3	AAAh	AAh	555h	55h	AAAh	88h	_	_	_	_	_	_
HiddenROM	Word	4	555h	۸۸۵	2AAh	EFh	555h	۸۵۶	PA	PD				
Program *10,*11	Byte	4	AAAh	AAh	555h	55h	AAAh	A0h	PA	אן			_	$\mid - \mid$
HiddenROM Exit*11	Word	4	555h	AAh	2AAh	55h	555h	90h	XXXh	00h				
I HOUGHINOW EXIL	Byte	+	AAAh	AAII	555h	JJII	AAAh	9011	^^^1	UUII				

(Continued)

#### (Continued)

**Legend**: Address bits  $A_{20}$  to  $A_{11} = X =$  "H" or "L" for all address commands except for Program Address (PA), Sector Address (SA) and Sector Group Address (SGA).

Bus operations are defined in "MBM29PL32TM/BM User Bus Operations (Word Mode : BYTE = V<sub>IH</sub>)" and "MBM29PL32TM/BM User Bus Operations (Byte Mode : BYTE = V<sub>IL</sub>)".

- RA = Address of the memory location to be read.
- PA = Address of the memory location to be programmed. Addresses are latched on the falling edge of the write pulse.
- SA = Address of the sector to be programmed / erased. The combination of A<sub>20</sub>, A<sub>19</sub>, A<sub>18</sub>, A<sub>17</sub>, A<sub>16</sub>, A<sub>15</sub>, A<sub>14</sub>, A<sub>13</sub> and A<sub>12</sub> will uniquely select any sector. See "Sector Address Table (MBM29PL32TM)" and "Sector Address Table (MBM29PL32BM)".
- SGA = Sector Group Address to be protected. See "Sector Group Address Table (MBM29PL32TM)" and "Sector Group Address Table (MBM29PL32BM)".
- RD = Data read from location RA during read operation.
- PD = Data to be programmed at location PA. Data is latched on the rising edge of write plus.

WBL = Write Buffer Location

HRA = Address of the HiddenROM area;

MBM29PL32TM (Top Boot Type)Word Mode: 1FFF7Fh to 1FFFFFh

Byte Mode : 3FFEFFh to 3FFFFFh

MBM29PL32BM (Bottom Boot Type)Word Mode: 000000h to 00007Fh

Byte Mode : 000000h to 0000FFh

- \*1 : The command combinations not described in "MBM29PL32TM/BM Standard Command Definitions" are illegal.
- \*2 : Both of these reset commands are equivalent except for "Write to Buffer Abort" reset.
- \*3 : The Erase Suspend and Erase Resume command are valid only during a sector erase operation.
- \*4 : The Set to Fast Mode command is required prior to the Fast Program command.
- \*5 : The Reset from Fast Mode command is required to return to the read mode when the device is in fast mode.
- \*6 : Reset to the read mode. The Write to Buffer Abort Reset command is required after the Write to Buffer operation was aborted.
- \*7 : This command is valid while RESET = VID.
- \*8 : Sector Group Address (SGA) with  $A_6 = 0$ ,  $A_3 = 0$ ,  $A_2 = 0$ ,  $A_1 = 1$ , and  $A_0 = 0$
- \*9 : The valid address are A6 to A0.
- \*10: The HiddenROM Entry command is required prior to the HiddenROM programming.
- \*11: This command is valid during HiddenROM mode.
- \*12 : The data "F0h" is also acceptable.
- \*13: Indicates read cycle.

#### **Sector Group Protection Verify Autoselect Codes**

	Туре		A <sub>20</sub> to A <sub>12</sub>	<b>A</b> 6	Аз	<b>A</b> <sub>2</sub>	<b>A</b> 1	Ao	<b>A</b> -1*1	Code (HEX)
Manufacture	er's Code		X	VIL	VIL	VIL	VIL	VIL	VIL	04h
Device Code	2	Word	Х	VIL	VIL	VIL	VIL	VIH	Х	227Eh
Device Cou	U	Byte	^	VIL	VIL	VIL	VIL	VIH	VIL	7Eh
		Word	X	VIL	Vih	VIH	VIH	VIL	Х	221Ah
	MBM29PL32TM	Byte	^	VIL	VIH	VIH	VIH	VIL	VIL	1Ah
	IVIDIVIZ9F L32 I IVI	Word	Х	VIL	Vih	VIH	VIH	VIH	Х	2201h
Extended Device		Byte	^	VIL	VIH	VIH	VIH	VIH	VIL	01h
Code*2		Word	Х	VIL	VIH	VIH	VIH	VIL	Х	221Ah
	MBM29PL32BM	Byte	^	VIL	VIH	VIH	VIH	VIL	VIL	1Ah
	IVIDIVIZ9FL32BIVI	Word	X	VIL	Vıн	VIH	VIH	VIH	Х	2200h
		Byte	<b>^</b>	VIL	VIH	VIH	VIH	VIH	VIL	00h
Sector Grou	p Protection*4		Sector Group Addresses	VıL	VIL	VıL	VIH	VIL	VıL	*3

<sup>\*1:</sup> A-1 is for Byte mode.

<sup>\*2:</sup> At Word mode, a read cycle at address 01h ( at Byte mode, 02h ) outputs device code. When 227Eh ( at Byte mode, 7Eh ) is output, it indicates that reading two additional codes, called Extended Device Codes, will be required. Therefore the system may continue reading out these Extended Device Codes at the address of 0Eh ( at Byte mode, 1Ch ), as well as at 0Fh ( at Byte mode, 1Eh ).

<sup>\*3:</sup> Outputs 01h at protected sector group addresses and outputs 00h at unprotected sector group addresses.

<sup>\*4 :</sup> Toggle  $\overline{CE}$ , provided SGA = fix and  $\overline{WE}$  = fix.

The data in the first cycle is invalid. The data in the second one is valid.

### Sector Address Table (MBM29PL32TM)

			S	ecto	r Ad	dres	s			Sector	(0)	(.40)
Sector	<b>A</b> 20	<b>A</b> 19	<b>A</b> 18	<b>A</b> 17	<b>A</b> 16	<b>A</b> 15	<b>A</b> 14	<b>A</b> 13	<b>A</b> 12	Size (Kbytes/ Kwords)	(x8) Address Range	(×16) Address Range
SA0	0	0	0	0	0	0	Χ	Χ	Χ	64/32	000000h to 00FFFFh	000000h to 007FFFh
SA1	0	0	0	0	0	1	Χ	Χ	Х	64/32	010000h to 01FFFFh	008000h to 00FFFFh
SA2	0	0	0	0	1	0	Χ	Χ	Χ	64/32	020000h to 02FFFFh	010000h to 017FFFh
SA3	0	0	0	0	1	1	Χ	Χ	Χ	64/32	030000h to 03FFFFh	018000h to 01FFFFh
SA4	0	0	0	1	0	0	Χ	Χ	Χ	64/32	040000h to 04FFFFh	020000h to 027FFFh
SA5	0	0	0	1	0	1	Χ	Χ	Х	64/32	050000h to 05FFFFh	028000h to 02FFFFh
SA6	0	0	0	1	1	0	Χ	Χ	Χ	64/32	060000h to 06FFFFh	030000h to 037FFFh
SA7	0	0	0	1	1	1	Χ	Χ	Х	64/32	070000h to 07FFFFh	038000h to 03FFFFh
SA8	0	0	1	0	0	0	Χ	Χ	Χ	64/32	080000h to 08FFFFh	040000h to 047FFFh
SA9	0	0	1	0	0	1	Χ	Χ	Χ	64/32	090000h to 09FFFFh	048000h to 04FFFFh
SA10	0	0	1	0	1	0	Χ	Χ	Х	64/32	0A0000h to 0AFFFFh	050000h to 057FFFh
SA11	0	0	1	0	1	1	Χ	Χ	Χ	64/32	0B0000h to 0BFFFFh	058000h to 05FFFFh
SA12	0	0	1	1	0	0	Χ	Χ	Χ	64/32	0C0000h to 0CFFFFh	060000h to 067FFFh
SA13	0	0	1	1	0	1	Χ	Х	Х	64/32	0D0000h to 0DFFFFh	068000h to 06FFFFh
SA14	0	0	1	1	1	0	Χ	Χ	Χ	64/32	0E0000h to 0EFFFFh	070000h to 077FFFh
SA15	0	0	1	1	1	1	Χ	Χ	Χ	64/32	0F0000h to 0FFFFFh	078000h to 07FFFFh
SA16	0	1	0	0	0	0	Χ	Χ	Χ	64/32	100000h to 10FFFFh	080000h to 087FFFh
SA17	0	1	0	0	0	1	Χ	Χ	Х	64/32	110000h to 11FFFFh	088000h to 08FFFFh
SA18	0	1	0	0	1	0	Χ	Χ	Х	64/32	120000h to 12FFFFh	090000h to 097FFFh
SA19	0	1	0	0	1	1	Χ	Х	Х	64/32	130000h to 13FFFFh	098000h to 09FFFFh
SA20	0	1	0	1	0	0	Χ	Х	Х	64/32	140000h to 14FFFFh	0A0000h to 0A7FFFh
SA21	0	1	0	1	0	1	Χ	Χ	Х	64/32	150000h to 15FFFFh	0A8000h to 0AFFFFh
SA22	0	1	0	1	1	0	Χ	Χ	Х	64/32	160000h to 16FFFFh	0B0000h to 0B7FFFh
SA23	0	1	0	1	1	1	Χ	Χ	Χ	64/32	170000h to 17FFFFh	0B8000h to 0BFFFFh
SA24	0	1	1	0	0	0	Χ	Χ	Χ	64/32	180000h to 18FFFFh	0C0000h to 0C7FFFh
SA25	0	1	1	0	0	1	Χ	Х	Х	64/32	190000h to 19FFFFh	0C8000h to 0CFFFFh
SA26	0	1	1	0	1	0	Х	Х	Х	64/32	1A0000h to 1AFFFFh	0D0000h to 0D7FFFh
SA27	0	1	1	0	1	1	Х	Х	Х	64/32	1B0000h to 1BFFFFh	0D8000h to 0DFFFFh
SA28	0	1	1	1	0	0	Χ	Х	Х	64/32	1C0000h to 1CFFFFh	0E0000h to 0E7FFFh
SA29	0	1	1	1	0	1	Χ	Х	Х	64/32	1D0000h to 1DFFFFh	0E8000h to 0EFFFFh
SA30	0	1	1	1	1	0	Χ	Х	Х	64/32	1E0000h to 1EFFFFh	0F0000h to 0F7FFFh
SA31	0	1	1	1	1	1	Χ	Х	Х	64/32	1F0000h to 1FFFFFh	0F8000h to 0FFFFFh

(Continued)

			S	ecto	r Ad	dres	s			Sector	(0)	(.40)
Sector	<b>A</b> 20	<b>A</b> 19	<b>A</b> 18	<b>A</b> 17	<b>A</b> 16	<b>A</b> 15	<b>A</b> 14	<b>A</b> 13	<b>A</b> 12	Size (Kbytes/ Kwords)	(x8) Address Range	(×16) Address Range
SA32	1	0	0	0	0	0	Χ	Χ	Χ	64/32	200000h to 20FFFFh	100000h to 107FFFh
SA33	1	0	0	0	0	1	Χ	Χ	Χ	64/32	210000h to 21FFFFh	108000h to 10FFFFh
SA34	1	0	0	0	1	0	Χ	Х	Χ	64/32	220000h to 22FFFFh	110000h to 117FFFh
SA35	1	0	0	0	1	1	Х	Х	Χ	64/32	230000h to 23FFFFh	118000h to 11FFFFh
SA36	1	0	0	1	0	0	Χ	Χ	Χ	64/32	240000h to 24FFFFh	120000h to 127FFFh
SA37	1	0	0	1	0	1	Χ	Χ	Χ	64/32	250000h to 25FFFFh	128000h to 12FFFFh
SA38	1	0	0	1	1	0	Х	Х	Χ	64/32	260000h to 26FFFFh	130000h to 137FFFh
SA39	1	0	0	1	1	1	Χ	Х	Χ	64/32	270000h to 27FFFh	138000h to 13FFFFh
SA40	1	0	1	0	0	0	Χ	Χ	Χ	64/32	280000h to 28FFFFh	140000h to 147FFFh
SA41	1	0	1	0	0	1	Χ	Χ	Χ	64/32	290000h to 29FFFFh	148000h to 14FFFFh
SA42	1	0	1	0	1	0	Χ	Χ	Χ	64/32	2A0000h to 2AFFFFh	150000h to 157FFFh
SA43	1	0	1	0	1	1	Χ	Χ	Χ	64/32	2B0000h to 2BFFFFh	158000h to 15FFFFh
SA44	1	0	1	1	0	0	Χ	Χ	Χ	64/32	2C0000h to 2CFFFFh	160000h to 167FFFh
SA45	1	0	1	1	0	1	Χ	Χ	Χ	64/32	2D0000h to 2DFFFFh	168000h to 16FFFFh
SA46	1	0	1	1	1	0	Χ	Χ	Χ	64/32	2E0000h to 2EFFFFh	170000h to 177FFFh
SA47	1	0	1	1	1	1	Χ	Χ	Χ	64/32	2F0000h to 2FFFFh	178000h to 17FFFFh
SA48	1	1	0	0	0	0	Χ	Χ	Χ	64/32	300000h to 30FFFFh	180000h to 187FFFh
SA49	1	1	0	0	0	1	Χ	Χ	Χ	64/32	310000h to 31FFFFh	188000h to 18FFFFh
SA50	1	1	0	0	1	0	Χ	Χ	Χ	64/32	320000h to 32FFFFh	190000h to 197FFFh
SA51	1	1	0	0	1	1	Χ	Χ	Χ	64/32	330000h to 33FFFFh	198000h to 19FFFFh
SA52	1	1	0	1	0	0	Χ	Χ	Χ	64/32	340000h to 34FFFFh	1A0000h to 1A7FFFh
SA53	1	1	0	1	0	1	Χ	Χ	Χ	64/32	350000h to 35FFFFh	1A8000h to 1AFFFFh
SA54	1	1	0	1	1	0	Χ	Χ	Χ	64/32	360000h to 36FFFFh	1B0000h to 1B7FFFh
SA55	1	1	0	1	1	1	Χ	Х	Χ	64/32	370000h to 37FFFFh	1B8000h to 1BFFFFh
SA56	1	1	1	0	0	0	Χ	Χ	Χ	64/32	380000h to 38FFFFh	1C0000h to 1C7FFFh
SA57	1	1	1	0	0	1	Χ	Χ	Χ	64/32	390000h to 39FFFFh	1C8000h to 1CFFFFh
SA58	1	1	1	0	1	0	Χ	Χ	Χ	64/32	3A0000h to 3AFFFFh	1D0000h to 1D7FFFh
SA59	1	1	1	0	1	1	Х	Х	Х	64/32	3B0000h to 3BFFFFh	1D8000h to 1DFFFFh
SA60	1	1	1	1	0	0	Х	Х	Х	64/32	3C0000h to 3CFFFFh	1E0000h to 1E7FFFh
SA61	1	1	1	1	0	1	Х	Х	Х	64/32	3D0000h to 3DFFFFh	1E8000h to 1EFFFFh
SA62	1	1	1	1	1	0	Х	Х	Х	64/32	3E0000h to 3EFFFFh	1F0000h to 1F7FFFh
SA63	1	1	1	1	1	1	0	0	0	8/4	3F0000h to 3F1FFFh	1F8000h to 1F8FFFh
SA64	1	1	1	1	1	1	0	0	1	8/4	3F2000h to 3F3FFFh	1F9000h to 1F9FFFh

(Continued)

### (Continued)

			S	ecto	r Ad	dres	s			Sector Size	(×8)	(×16)
Sector	<b>A</b> 20	<b>A</b> 19	<b>A</b> 18	<b>A</b> 17	<b>A</b> 16	<b>A</b> 15	<b>A</b> 14	<b>A</b> 13	<b>A</b> 12	(Kbytes/ Kwords)	Address Range	Address Range
SA65	1	1	1	1	1	1	0	1	0	8/4	3F4000h to 3F5FFFh	1FA000h to 1FAFFFh
SA66	1	1	1	1	1	1	0	1	1	8/4	3F6000h to 3F7FFFh	1FB000h to 1FBFFFh
SA67	1	1	1	1	1	1	1	0	0	8/4	3F8000h to 3F9FFFh	1FC000h to 1FCFFFh
SA68	1	1	1	1	1	1	1	0	1	8/4	3FA000h to 3FBFFFh	1FD000h to 1FDFFFh
SA69	1	1	1	1	1	1	1	1	0	8/4	3FC000h to 3FDFFFh	1FE000h to 1FEFFFh
SA70	1	1	1	1	1	1	1	1	1	8/4	3FE000h to 3FFFFFh	1FF000h to 1FFFFFh

Note : The address range is A<sub>20</sub> to A<sub>-1</sub> if in Byte mode ( $\overline{\text{BYTE}} = \text{V}_{\text{IL}}$ ) . The address range is A<sub>20</sub> to A<sub>0</sub> if in Word mode ( $\overline{\text{BYTE}} = \text{V}_{\text{IH}}$ ) .

### Sector Address Table (MBM29PL32BM)

			S	ecto	r Ad	dres	s			Sector	(.0)	(.46)
Sector	<b>A</b> 20	<b>A</b> 19	<b>A</b> 18	<b>A</b> 17	<b>A</b> 16	<b>A</b> 15	<b>A</b> 14	<b>A</b> 13	<b>A</b> 12	Size (Kbytes/ Kwords)	(×8) Address Range	(×16) Address Range
SA70	1	1	1	1	1	1	Χ	Χ	Χ	64/32	3F0000h to 3FFFFFh	1F8000h to 1FFFFFh
SA69	1	1	1	1	1	0	Χ	Χ	Χ	64/32	3E0000h to 3EFFFFh	1F0000h to 1F7FFFh
SA68	1	1	1	1	0	1	Χ	Χ	Χ	64/32	3D0000h to 3DFFFFh	1E8000h to 1EFFFFh
SA67	1	1	1	1	0	0	Χ	Χ	Χ	64/32	3C0000h to 3CFFFFh	1E0000h to 1E7FFFh
SA66	1	1	1	0	1	1	Χ	Χ	Χ	64/32	3B0000h to 3BFFFFh	1D8000h to 1DFFFFh
SA65	1	1	1	0	1	0	Χ	Χ	Χ	64/32	3A0000h to 3AFFFFh	1D0000h to 1D7FFFh
SA64	1	1	1	0	0	1	Χ	Χ	Χ	64/32	390000h to 39FFFFh	1C8000h to 1CFFFFh
SA63	1	1	1	0	0	0	Χ	Χ	Χ	64/32	380000h to 38FFFFh	1C0000h to 1C7FFFh
SA62	1	1	0	1	1	1	Χ	Χ	Χ	64/32	370000h to 37FFFFh	1B8000h to 1BFFFFh
SA61	1	1	0	1	1	0	Χ	Χ	Χ	64/32	360000h to 36FFFFh	1B0000h to 1B7FFFh
SA60	1	1	0	1	0	1	Χ	Χ	Χ	64/32	350000h to 35FFFFh	1A8000h to 1AFFFFh
SA59	1	1	0	1	0	0	Χ	Χ	Χ	64/32	340000h to 34FFFFh	1A0000h to 1A7FFFh
SA58	1	1	0	0	1	1	Χ	Χ	Χ	64/32	330000h to 33FFFFh	198000h to 19FFFFh
SA57	1	1	0	0	1	0	Χ	Χ	Χ	64/32	320000h to 32FFFFh	190000h to 197FFFh
SA56	1	1	0	0	0	1	Χ	Χ	Χ	64/32	310000h to 31FFFFh	188000h to 18FFFFh
SA55	1	1	0	0	0	0	Χ	Χ	Χ	64/32	300000h to 30FFFFh	180000h to 187FFFh
SA54	1	0	1	1	1	1	Χ	Χ	Χ	64/32	2F0000h to 2FFFFFh	178000h to 17FFFFh
SA53	1	0	1	1	1	0	Χ	Χ	Χ	64/32	2E0000h to 2EFFFFh	170000h to 177FFFh
SA52	1	0	1	1	0	1	Χ	Χ	Χ	64/32	2D0000h to 2DFFFFh	168000h to 16FFFFh
SA51	1	0	1	1	0	0	Χ	Χ	Χ	64/32	2C0000h to 2CFFFFh	160000h to 167FFFh
SA50	1	0	1	0	1	1	Χ	Χ	Χ	64/32	2B0000h to 2BFFFFh	158000h to 15FFFFh
SA49	1	0	1	0	1	0	Χ	Χ	Χ	64/32	2A0000h to 2AFFFFh	150000h to 157FFFh
SA48	1	0	1	0	0	1	Χ	Χ	Χ	64/32	290000h to 29FFFFh	148000h to 14FFFFh
SA47	1	0	1	0	0	0	Χ	Χ	Χ	64/32	280000h to 28FFFFh	140000h to 147FFFh
SA46	1	0	0	1	1	1	Χ	Χ	Χ	64/32	270000h to 27FFFFh	138000h to 13FFFFh
SA45	1	0	0	1	1	0	Χ	Χ	Χ	64/32	260000h to 26FFFFh	130000h to 137FFFh
SA44	1	0	0	1	0	1	Χ	Χ	Χ	64/32	250000h to 25FFFFh	128000h to 12FFFFh
SA43	1	0	0	1	0	0	Χ	Χ	Χ	64/32	240000h to 24FFFFh	120000h to 127FFFh
SA42	1	0	0	0	1	1	Х	Х	Х	64/32	230000h to 23FFFFh	118000h to 11FFFFh
SA41	1	0	0	0	1	0	Х	Х	Х	64/32	220000h to 22FFFFh	110000h to 117FFFh
SA40	1	0	0	0	0	1	Х	Х	Х	64/32	210000h to 21FFFFh	108000h to 10FFFFh
SA39	1	0	0	0	0	0	Χ	Х	Х	64/32	200000h to 20FFFFh	100000h to 107FFFh
SA38	0	1	1	1	1	1	Х	Х	Х	64/32	1F0000h to 1FFFFFh	0F8000h to 0FFFFFh

(Continued)

			S	ecto	r Ad	dres	s			Sector	(.0)	(.40)
Sector	<b>A</b> 20	<b>A</b> 19	<b>A</b> 18	<b>A</b> 17	<b>A</b> 16	<b>A</b> 15	<b>A</b> 14	<b>A</b> 13	<b>A</b> 12	Size (Kbytes/ Kwords)	(×8) Address Range	(×16) Address Range
SA37	0	1	1	1	1	0	Χ	Χ	Χ	64/32	1E0000h to 1EFFFFh	0F0000h to 0F7FFFh
SA36	0	1	1	1	0	1	Χ	Χ	Χ	64/32	1D0000h to 1DFFFFh	0E8000h to 0EFFFFh
SA35	0	1	1	1	0	0	Χ	Χ	Χ	64/32	1C0000h to 1CFFFFh	0E0000h to 0E7FFFh
SA34	0	1	1	0	1	1	Χ	Χ	Χ	64/32	1B0000h to 1BFFFFh	0D8000h to 0DFFFFh
SA33	0	1	1	0	1	0	Χ	Χ	Χ	64/32	1A0000h to 1AFFFFh	0D0000h to 0D7FFFh
SA32	0	1	1	0	0	1	Χ	Χ	Χ	64/32	190000h to 19FFFFh	0C8000h to 0CFFFFh
SA31	0	1	1	0	0	0	Χ	Χ	Χ	64/32	180000h to 18FFFFh	0C0000h to 0C7FFFh
SA30	0	1	0	1	1	1	Χ	Χ	Χ	64/32	170000h to 17FFFFh	0B8000h to 0BFFFFh
SA29	0	1	0	1	1	0	Χ	Χ	Х	64/32	160000h to 16FFFFh	0B0000h to 0B7FFFh
SA28	0	1	0	1	0	1	Χ	Χ	Χ	64/32	150000h to 15FFFFh	0A8000h to 0AFFFFh
SA27	0	1	0	1	0	0	Χ	Χ	Х	64/32	140000h to 14FFFFh	0A0000h to 0A7FFFh
SA26	0	1	0	0	1	1	Χ	Χ	Х	64/32	130000h to 13FFFFh	098000h to 09FFFFh
SA25	0	1	0	0	1	0	Χ	Χ	Χ	64/32	120000h to 12FFFFh	090000h to 097FFFh
SA24	0	1	0	0	0	1	Χ	Χ	Χ	64/32	110000h to 11FFFFh	088000h to 08FFFFh
SA23	0	1	0	0	0	0	Χ	Χ	Х	64/32	100000h to 10FFFFh	080000h to 087FFFh
SA22	0	0	1	1	1	1	Χ	Χ	Х	64/32	0F0000h to 0FFFFh	078000h to 07FFFFh
SA21	0	0	1	1	1	0	Χ	Χ	Χ	64/32	0E0000h to 0EFFFFh	070000h to 077FFFh
SA20	0	0	1	1	0	1	Χ	Χ	Х	64/32	0D0000h to 0DFFFFh	068000h to 06FFFFh
SA19	0	0	1	1	0	0	Χ	Χ	Χ	64/32	0C0000h to 0CFFFFh	060000h to 067FFFh
SA18	0	0	1	0	1	1	Χ	Χ	Χ	64/32	0B0000h to 0BFFFFh	058000h to 05FFFFh
SA17	0	0	1	0	1	0	Χ	Χ	Х	64/32	0A0000h to 0AFFFFh	050000h to 057FFFh
SA16	0	0	1	0	0	1	Χ	Χ	Χ	64/32	090000h to 09FFFFh	048000h to 04FFFFh
SA15	0	0	1	0	0	0	Χ	Χ	Χ	64/32	080000h to 08FFFFh	040000h to 047FFFh
SA14	0	0	0	1	1	1	Χ	Χ	Χ	64/32	070000h to 07FFFFh	038000h to 03FFFFh
SA13	0	0	0	1	1	0	Χ	Χ	Χ	64/32	060000h to 06FFFFh	030000h to 037FFFh
SA12	0	0	0	1	0	1	Χ	Χ	Χ	64/32	050000h to 05FFFFh	028000h to 02FFFFh
SA11	0	0	0	1	0	0	Χ	Χ	Х	64/32	040000h to 04FFFFh	020000h to 027FFFh
SA10	0	0	0	0	1	1	Χ	Χ	Χ	64/32	030000h to 03FFFFh	018000h to 01FFFFh
SA9	0	0	0	0	1	0	Χ	Χ	Χ	64/32	020000h to 02FFFFh	010000h to 017FFFh
SA8	0	0	0	0	0	1	Х	Х	Х	64/32	010000h to 01FFFFh	008000h to 00FFFFh
SA7	0	0	0	0	0	0	1	1	1	8/4	00E000h to 00FFFFh	007000h to 007FFFh
SA6	0	0	0	0	0	0	1	1	0	8/4	00C000h to 00DFFFh	006000h to 006FFFh
SA5	0	0	0	0	0	0	1	0	1	8/4	00A000h to 00BFFFh	005000h to 005FFFh

(Continued)

### (Continued)

			S	ecto	r Ad	dres	s			Sector Size	(×8)	(×16)
Sector	<b>A</b> 20	<b>A</b> 19	<b>A</b> 18	<b>A</b> 17	<b>A</b> 16	<b>A</b> 15	<b>A</b> 14	<b>A</b> 13	<b>A</b> 12	/I/bytoo/	Address Range	Address Range
SA4	0	0	0	0	0	0	1	0	0	8/4	008000h to 009FFFh	004000h to 004FFFh
SA3	0	0	0	0	0	0	0	1	1	8/4	006000h to 007FFFh	003000h to 003FFFh
SA2	0	0	0	0	0	0	0	1	0	8/4	004000h to 005FFFh	002000h to 002FFFh
SA1	0	0	0	0	0	0	0	0	1	8/4	002000h to 003FFFh	001000h to 001FFFh
SA0	0	0	0	0	0	0	0	0	0	8/4	000000h to 001FFFh	000000h to 000FFFh

Note : The address range is  $A_{20}$  to  $A_{-1}$  if in Byte mode ( $\overline{BYTE} = V_{IL}$ ) . The address range is  $A_{20}$  to  $A_0$  if in Word mode ( $\overline{BYTE} = V_{IH}$ ) .

### Sector Group Address Table (MBM29PL32TM)

Sector Group	<b>A</b> 20	<b>A</b> 19	<b>A</b> 18	<b>A</b> 17	<b>A</b> 16	<b>A</b> 15	<b>A</b> 14	<b>A</b> 13	<b>A</b> 12	Sectors	
SGA0	0	0	0	0	Х	Х	Х	Х	Х	SA0 to SA3	
SGA1	0	0	0	1	Х	Х	Х	Х	Х	SA4 to SA7	
SGA2	0	0	1	0	Х	Х	Х	Х	Х	SA8 to SA11	
SGA3	0	0	1	1	Х	Х	Х	Х	Х	SA12 to SA15	
SGA4	0	1	0	0	Х	Х	Х	Х	Х	SA16 to SA19	
SGA5	0	1	0	1	Х	Х	Х	Х	Х	SA20 to SA23	
SGA6	0	1	1	0	Х	Х	Х	Х	Х	SA24 to SA27	
SGA7	0	1	1	1	Х	Х	Х	Х	Х	SA28 to SA31	
SGA8	1	0	0	0	Х	Х	Х	Х	Х	SA32 to SA35	
SGA9	1	0	0	1	Х	Х	Х	Х	Х	SA36 to SA39	
SGA10	1	0	1	0	Х	Х	Х	Х	Х	SA40 to SA43	
SGA11	1	0	1	1	Х	Х	Х	Х	Х	SA44 to SA47	
SGA12	1	1	0	0	Х	Х	Х	Х	Х	SA48 to SA51	
SGA13	1	1	0	1	Х	Х	Х	Х	Х	SA52 to SA55	
SGA14	1	1	1	0	Х	Х	Х	Х	Х	SA56 to SA59	
					0	0					
SGA15	1	1	1	1	0	1	Х	Х	Х	SA60 to SA62	
					1	0					
SGA16	1	1	1	1	1	1	0	0	0	SA63	
SGA17	1	1	1	1	1	1	0	0	1	SA64	
SGA18	1	1	1	1	1	1	0	1	0	SA65	
SGA19	1	1	1	1	1	1	0	1	1	SA66	
SGA20	1	1	1	1	1	1	1	0	0	SA67	
SGA21	1	1	1	1	1	1	1	0	1	SA68	
SGA22	1	1	1	1	1	1	1	1	0	SA69	
SGA23	1	1	1	1	1	1	1	1	1	SA70	

### Sector Group Address Table (MBM29PL32BM)

Sector Group	<b>A</b> 20	<b>A</b> 19	<b>A</b> 18	<b>A</b> 17	<b>A</b> 16	<b>A</b> 15	<b>A</b> 14	<b>A</b> 13	<b>A</b> 12	Sectors
SGA0	0	0	0	0	0	0	0	0	0	SA0
SGA1	0	0	0	0	0	0	0	0	1	SA1
SGA2	0	0	0	0	0	0	0	1	0	SA2
SGA3	0	0	0	0	0	0	0	1	1	SA3
SGA4	0	0	0	0	0	0	1	0	0	SA4
SGA5	0	0	0	0	0	0	1	0	1	SA5
SGA6	0	0	0	0	0	0	1	1	0	SA6
SGA7	0	0	0	0	0	0	1	1	1	SA7
					0	1				
SGA8	0	0	0	0	1	0	Х	X X	SA8 to SA10	
					1	1				
SGA9	0	0	0	1	Х	Х	Х	Х	Х	SA11 to SA14
SGA10	0	0	1	0	Х	Х	Х	Х	Х	SA15 to SA18
SGA11	0	0	1	1	Х	Х	Х	Х	Х	SA19 to SA22
SGA12	0	1	0	0	Х	Х	Х	Х	Х	SA23 to SA26
SGA13	0	1	0	1	Х	Х	Х	Х	Х	SA27 to SA30
SGA14	0	1	1	0	Х	Х	Х	Х	Х	SA31 to SA34
SGA15	0	1	1	1	Х	Х	Х	Х	Х	SA35 to SA38
SGA16	1	0	0	0	Х	Х	Х	Х	Х	SA39 to SA42
SGA17	1	0	0	1	Х	Х	Х	Х	Х	SA43 to SA46
SGA18	1	0	1	0	Х	Х	Х	Х	Х	SA47 to SA50
SGA19	1	0	1	1	Х	Х	Х	Х	Х	SA51 to SA54
SGA20	1	1	0	0	Х	Х	Х	Х	Х	SA55 to SA58
SGA21	1	1	0	1	Х	Х	Х	Х	Х	SA59 to SA62
SGA22	1	1	1	0	Х	Х	Х	Х	Х	SA63 to SA66
SGA23	1	1	1	1	Х	Х	Х	Х	Х	SA67 to SA70

### **Common Flash Memory Interface Code**

A <sub>6</sub> to A <sub>0</sub>	DQ <sub>15</sub> to DQ <sub>0</sub>	Description
10h 11h 12h	0051h 0052h 0059h	Query-unique ASCII string "QRY"
13h 14h	0002h 0000h	Primary OEM Command Set (02h = Fujitsu standard)
15h 16h	0040h 0000h	Address for Primary Extended Table
17h 18h	0000h 0000h	Alternate OEM Command Set (00h = not applicable)
19h 1Ah	0000h 0000h	Address for Alternate OEM Extended Table (00h = not applicable)
1Bh	0027h	Vcc Min (write/erase) DQ7 to DQ4: 1 V/bit, DQ3 to DQ0: 100 mV/bit
1Ch	0036h	Vcc Max (write/erase) DQ7 to DQ4: 1 V/bit, DQ3 to DQ0: 100 mV/bit
1Dh	0000h	V <sub>PP</sub> Min voltage (00h = no V <sub>pp</sub> pin)
1Eh	0000h	V <sub>PP</sub> Max voltage (00h =no V <sub>pp</sub> pin)
1Fh	0007h	Typical timeout per single write 2 <sup>N</sup> μs
20h	0007h	Typical timeout for Min size buffer write 2 <sup>N</sup> μs
21h	000Ah	Typical timeout per individual sector erase 2 <sup>N</sup> ms
22h	0000h	Typical timeout for full chip erase 2 <sup>N</sup> ms
23h	0001h	Max timeout for write 2 <sup>N</sup> times typical
24h	0005h	Max timeout for buffer write 2 <sup>N</sup> times typical
25h	0004h	Max timeout per individual sector erase 2 <sup>N</sup> times typical
26h	0000h	Max timeout for full chip erase 2 <sup>N</sup> times typical
27h	0016h	Device Size = 2 <sup>N</sup> byte
28h 29h	0002h 0000h	Flash Device Interface description 02h : $\times$ 8/ $\times$ 16
2Ah 2Bh	0005h 0000h	Max number of byte in multi-byte write = $2^N$
2Ch	0002h	Number of Erase Block Regions within device (02h = Boot)
2Dh 2Eh 2Fh 30h	0007h 0000h 0020h 0000h	Erase Block Region 1 Information
31h 32h 33h 34h	003Eh 0000h 0000h 0001h	Erase Block Region 2 Information

### (Continued)

A <sub>6</sub> to A <sub>0</sub>	DQ <sub>15</sub> to DQ <sub>0</sub>	Description
35h 36h 37h 38h	0000h 0000h 0000h 0000h	Erase Block Region 3 Information
39h 3Ah 3Bh 3Ch	0000h 0000h 0000h 0000h	Erase Block Region 4 Information
40h 41h 42h	0050h 0052h 0049h	Query-unique ASCII string "PRI"
43h	0031h	Major version number, ASCII
44h	0033h	Minor version number, ASCII
45h	0008h	Address Sensitive Unlock Required
46h	0002h	Erase Suspend (02h = To Read & Write)
47h	0004h	Number of sectors in per group
48h	0001h	Sector Temporary Unprotection (01h = Supported)
49h	0004h	Sector Protection Algorithm
4Ah	0000h	Dual Operation (00h = Not Supported)
4Bh	0000h	Burst Mode Type (00h = Not Supported)
4Ch	0001h	Page Mode Type (01h = 4-Word Page Supported)
4Dh	00B5h	V <sub>ACC</sub> (Acceleration) Supply Minimum DQ <sub>7</sub> to DQ <sub>4</sub> : 1 V/bit, DQ <sub>3</sub> to DQ <sub>0</sub> : 100 mV/bit
4Eh	00C5h	V <sub>ACC</sub> (Acceleration) Supply Maximum DQ <sub>7</sub> to DQ <sub>4</sub> : 1 V/bit, DQ <sub>3</sub> to DQ <sub>0</sub> : 100 mV/bit
4Fh	00XXh	CFI Write Protect (02h = Bottom Boot Device with WP Protect 03h = Top Boot Device with WP Protect)
50h	01h	Program Suspend (01h = Supported)

#### **■ FUNCTIONAL DESCRIPTION**

#### **Standby Mode**

There are two ways to implement the standby mode on the device, one using both the  $\overline{\text{CE}}$  and  $\overline{\text{RESET}}$  pins, and the other via the  $\overline{\text{RESET}}$  pin only.

When using both pins, CMOS standby mode is achieved with  $\overline{\text{CE}}$  and  $\overline{\text{RESET}}$  input held at  $V_{\text{CC}} \pm 0.3 \text{ V}$ . Under this condition the current consumed is less than 5  $\mu$ A Max. During Embedded Algorithm operation,  $V_{\text{CC}}$  active current ( $I_{\text{CC}}$ ) is required even when  $\overline{\text{CE}}$  = "H". The device can be read with standard access time ( $I_{\text{CE}}$ ) from either of these standby modes.

When using the  $\overline{\text{RESET}}$  pin only, CMOS standby mode is achieved with  $\overline{\text{RESET}}$  input held at  $V_{SS}\pm0.3$  V ( $\overline{\text{CE}}$  = "H" or "L") . Under this condition the current consumed is less than 5  $\mu$ A Max. Once the  $\overline{\text{RESET}}$  pin is set high, the device requires  $t_{RH}$  as a wake-up time for output to be valid for read access.

During standby mode, the output is in the high impedance state, regardless of  $\overline{\text{OE}}$  input.

#### **Automatic Sleep Mode**

Automatic sleep mode works to restrain power consumption during read-out of device data. It can be useful in applications such as handy terminal, which requires low power consumption.

To activate this mode, the device automatically switch themselves to low power mode when the device addresses remain stable after  $t_{ACC} + 30$  ns from data valid. It is not necessary to control  $\overline{CE}$ ,  $\overline{WE}$ , and  $\overline{OE}$  in this mode. The current consumed is typically 1  $\mu$ A (CMOS Level).

Since the data are latched during this mode, the data are continuously read out. When the addresses are changed, the mode is automatically canceled and the device read-out the data for changed addresses.

#### **Autoselect**

The Autoselect mode allows reading out of a binary code and identifies its manufacturer and type. It is intended for use by programming equipment for the purpose of automatically matching the device to be programmed with its corresponding programming algorithm.

To activate this mode, the programming equipment must force  $V_{1D}$  on address pin  $A_9$ . Two identifier bytes may then be sequenced from the devices outputs by toggling  $A_0$ . All addresses can be either High or Low except  $A_6$ ,  $A_3$ ,  $A_2$ ,  $A_1$  and  $A_0$ . See "MBM29PL32TM/BM User Bus Operations (Word Mode: BYTE = VIH)" and "MBM29PL32TM/BM User Bus Operations (Byte Mode: BYTE = VIL)" in  $\blacksquare$ DEVICE BUS OPERATION.

The manufacturer and device codes may also be read via the command register, for instances when the device is erased or programmed in a system without access to high voltage on the A₃ pin. The command sequence is illustrated in "MBM29PL32TM/BM Standard Command Definitions" in ■DEVICE BUS OPERATION.Refer to Autoselect Command section.

In Word mode, a read cycle from address 00h returns the manufacturer's code (Fujitsu = 04h). A read cycle at address 01h outputs device code. When 227Eh is output, it indicates that two additional codes, called Extended Device Codes will be required. Therefore the system may continue reading out these Extended Device Codes at addresses of 0Eh and 0Fh. Notice that the above applies to Word mode. The addresses and codes differ from those of Byte mode. Refer to "Sector Group Protection Verify Autoselect Codes" in ■DEVICE BUS OPERATION.

#### **Read Mode**

The device has two control functions required to obtain data at the outputs.  $\overline{CE}$  is the power control and used for a device selection.  $\overline{OE}$  is the output control and used to gate data to the output pins.

Address access time (tacc) is equal to the delay from stable addresses to valid output data. The chip enable access time (tce) is the delay from stable addresses and stable  $\overline{CE}$  to valid data at the output pins. The output enable access time is the delay from the falling edge of  $\overline{OE}$  to valid data at the output pins. (Assuming the addresses have been stable for at least tacc-toe time.) When reading out a data without changing addresses after power-up, input hardware reset or to change  $\overline{CE}$  pin from "H" or "L".

#### Page Mode Read

The device is capable of fast read access for random locations within limited address location called Page. The Page size of the device is 8 bytes / 4 words, within the appropriate Page being selected by the higher address bits  $A_2$ 0 to  $A_2$  and the address bits  $A_1$  to  $A_0$  in Word mode (  $A_1$  to  $A_2$ 1 in Byte mode) determining the specific word within that page. This is an asynchronous operation with the microprocessor supplying the specific word location.

The initial page access is equal to the random access ( $t_{ACC}$ ) and subsequent Page read access (as long as the locations specified by the microprocessor fall within that Page) is equivalent to the page address access time ( $t_{PACC}$ ). Here again,  $\overline{CE}$  selects the device and  $\overline{OE}$  is the output control and should be used to gate data to the output pins if the device is selected. Fast Page mode, accesses are obtained by keeping  $A_{20}$  to  $A_{2}$  constant and changing  $A_{1}$  and  $A_{0}$  in Word mode (  $A_{1}$  to  $A_{-1}$  in Byte mode ) to select the specific word within that Page.

#### **Output Disable**

With the  $\overline{\text{OE}}$  input at logic high level (V<sub>IH</sub>), output from the devices are disabled. This may cause the output pins to be in a high impedance state.

#### Write

Device erasure and programming are accomplished via the command register. The contents of the register serve as inputs to the internal state machine. The state machine outputs dictate the device function.

The command register itself does not occupy any addressable memory location. The register is a latch used to store the commands, along with the address and data information needed to execute the command. The command register is written by bringing  $\overline{WE}$  to  $V_{IL}$ , while  $\overline{CE}$  is at  $V_{IL}$  and  $\overline{OE}$  is at  $V_{IH}$ . Addresses are latched on the falling edge of  $\overline{WE}$  or  $\overline{CE}$ , whichever starts later; while data is latched on the rising edge of  $\overline{WE}$  or  $\overline{CE}$ , whichever starts first. Standard microprocessor write timings are used.

Refer to AC Write Characteristics and the Erase/Programming Waveforms for specific timing parameters.

#### **Sector Group Protection**

The device features hardware sector group protection. This feature will disable both program and erase operations in any combination of thirty two sector groups of memory. See "Sector Group Address Table (MBM29PL32TM)" and "Sector Group Address Table (MBM29PL32BM)" in ■DEVICE BUS OPERATION. The user's side can use the sector group protection using programming equipment. The device is shipped with all sector groups that are unprotected.

To activate it, the programming equipment must force  $V_{ID}$  on address pin  $A_9$  and control pin  $\overline{OE}$ ,  $\overline{CE} = V_{IL}$  and  $A_6 = A_3 = A_2 = A_0 = V_{IL}$ ,  $A_1 = V_{IH}$ . The sector group addresses ( $A_{20}$ ,  $A_{19}$ ,  $A_{18}$ ,  $A_{17}$ ,  $A_{16}$ ,  $A_{15}$ ,  $A_{14}$ ,  $A_{13}$ , and  $A_{12}$ ) should be set to the sector to be protected. "Sector Address Table (MBM29PL32TM)" and "Sector Address Table (MBM29PL32BM)" in  $\blacksquare$ DEVICE BUS OPERATION defines the sector address for each of the seventy-one (71) individual sectors, and "Sector Group Address Table (MBM29PL32BM)" in  $\blacksquare$ DEVICE BUS OPERATION defines the sector group address for each of the twenty-four (24) individual group sectors. Programming of the protection circuitry begins on the falling edge of the  $\overline{WE}$  pulse and is terminated with the rising edge of the same. Sector group addresses must be held constant during the  $\overline{WE}$  pulse. See "Sector Group Protection Timing Diagram" in  $\blacksquare$ SWITCHING WAVEFORMS and "Sector Group Protection Algorithm" in  $\blacksquare$ FLOW CHART for sector group protection timing diagram and algorithm.

To verify programming of the protection circuitry, the programming equipment must force  $V_{ID}$  on address pin  $A_9$  with  $\overline{CE}$  and  $\overline{OE}$  at  $V_{IL}$  and  $\overline{WE}$  at  $V_{IH}$ . Scanning the sector group addresses ( $A_{20}$ ,  $A_{19}$ ,  $A_{18}$ ,  $A_{17}$ ,  $A_{16}$ ,  $A_{15}$ ,  $A_{14}$ ,  $A_{13}$ , and  $A_{12}$ ) while ( $A_6$ ,  $A_3$ ,  $A_2$ ,  $A_1$ ,  $A_0$ ) = (0, 0, 0, 1, 0) will produce a logical "1" code at device output DQ<sub>0</sub> for a protected sector. Otherwise the device will produce "0" for unprotected sectors. In this mode, the lower order addresses, except for  $A_0$ ,  $A_1$ ,  $A_2$ ,  $A_3$ , and  $A_6$  can be either High or Low. Address locations with  $A_1 = V_{IL}$  are reserved for Autoselect manufacturer and device codes.  $A_{-1}$  requires applying to  $V_{IL}$  on Byte mode.

#### **Temporary Sector Group Unprotection**

This feature allows temporary unprotection of previously protected sector groups of the devices in order to change data. The Sector Group Unprotection mode is activated by setting the RESET pin to high voltage (V<sub>ID</sub>). During this mode, formerly protected sector groups can be programmed or erased by selecting the sector group addresses. Once the V<sub>ID</sub> is taken away from the RESET pin, all the previously protected sector groups will be protected again. Refer to "Temporary Sector Group Unprotection Timing Diagram" in ■SWITCHING WAVEFORMS and "Temporary Sector Group Unprotection Algorithm" in ■FLOW CHART.

#### **Hardware Reset**

The devices may be reset by driving the  $\overline{RESET}$  pin to  $V_{IL}$  from  $V_{IH}$ . The  $\overline{RESET}$  pin has a pulse requirement and has to be kept low  $(V_{IL})$  for at least " $t_{RP}$ " in order to properly reset the internal state machine. Any operation in the process of being executed will be terminated and the internal state machine will be reset to the read mode " $t_{READY}$ " after the  $\overline{RESET}$  pin is driven low. Furthermore, once the  $\overline{RESET}$  pin goes high, the devices require an additional " $t_{RH}$ " before it will allow read access. When the  $\overline{RESET}$  pin is low, the devices will be in the standby mode for the duration of the pulse and all the data output pins will be tri-stated. If a hardware reset occurs during a program or erase operation, the data at that particular location will be corrupted.

#### Write Protect (WP)

The Write Protection function provides a hardware method of protecting certain outermost 8K bytes / 4K words sectors without using V<sub>ID</sub>. This function is one of two provided by the WP/ACC pin.

If the system asserts  $V_{\perp}$  on the  $\overline{WP}/ACC$  pin, the device disables program and erase functions in the outermost 8K bytes / 4K words sectors independently of whether this sector was protected or unprotected using the method described in "Sector Group Protection" above.

If the system asserts  $V_{\text{IH}}$  on the  $\overline{\text{WP}}/\text{ACC}$  pin, the device reverts of whether the outermost 8K bytes / 4K words sectors were last set to be protected to the unprotected status. Sector protection or unprotection for this sector depends on whether this was last protected or unprotected using the method described in "Sector protection/unprotection".

#### **Accelerated Program Operation**

The device offers accelerated program operation which enables programming in high speed. If the system asserts  $V_{ACC}$  to the  $\overline{WP}/ACC$  pin, the device automatically enters the acceleration mode and the time required for program operation will reduce to about 85%. This function is primarily intended to allow high speed programing, so caution is needed as the sector group becomes temporarily unprotected.

The system would use a fast program command sequence when programming during acceleration mode. Set command to fast mode and reset command from fast mode are not necessary. When the device enters the acceleration mode, the device is automatically set to fast mode. Therefore, the present sequence could be used for programming and detection of completion during acceleration mode.

Removing  $V_{ACC}$  from the  $\overline{WP}/ACC$  pin returns the device to normal operation. Do not remove  $V_{ACC}$  from the  $\overline{WP}/ACC$  pin while programming. See "Accelerated Program Timing Diagram" in **SWITCHING WAVEFORM**.

#### **■ COMMAND DEFINITIONS**

Device operations are selected by writing specific address and data sequences into the command register. "MBM29PL32TM/BM Standard Command Definitions" in ■DEVICE BUS OPERATION shows the valid register command sequences. Note that the Erase Suspend (B0h) and Erase Resume (30h) commands are valid only while the Sector Erase operation is in progress. Also the Program Suspend (B0h) and Program Resume (30h) commands are valid only while the Program operation is in progress. Moreover Reset commands are functionally equivalent, resetting the device to the read mode. Please note that commands must be asserted to DQ<sub>7</sub> to DQ<sub>0</sub> and DQ<sub>15</sub> to DQ<sub>8</sub> bits are ignored.

#### **Reset Command**

In order to return from Autoselect mode or Exceeded Timing Limits ( $DQ_5 = 1$ ) to Read mode, the Reset operation is initiated by writing the Reset command sequence into the command register. The devices remain enabled for reads until the command register contents are altered.

The devices will automatically be in the reset state after power-up. In this case, a command sequence is not required in order to read data.

#### **Autoselect Command**

Flash memories are intended for use in applications where the local CPU alters memory contents. Therefore, manufacture and device codes must be accessible while the devices reside in the target system. PROM programmers typically access the signature codes by raising A<sub>9</sub> to a high voltage. However applying high voltage onto the address lines is not generally desired system design practice.

The device contains an Autoselect command operation to supplement traditional PROM programming methodology. The operation is initiated by writing the Autoselect command sequence into the command register.

The Autoselect command sequence is initiated first by writing two unlock cycles. This is followed by a third write cycle that contains the address and the Autoselect command. Then the manufacture and device codes can be read from the address, and an actual data of memory cell can be read from the another address.

Following the command write, a read cycle from address 00h returns the manufactures's code (Fujitsu = 04h). A read cycle at address 01h outputs device code. When 227Eh is output, it indicates that two additional codes, called Extended Device Codes will be required. Therefore the system may continue reading out these Extended Device Codes at address of 0Eh as well as at 0Fh. Notice that above applies to Word mode. The addresses and codes differ from those of Byte mode. Refer to "Sector Group Protection Verify Autoselect Codes" in DEVICE BUS OPERATION.

To terminate the operation, it is necessary to write the Reset command into the register. To execute the Autoselect command during the operation, Reset command must be written before the Autoselect command.

#### **Programming**

The devices are programmed on a word-by-word basis. Programming is a four bus cycle operation. There are two "unlock" write cycles. These are followed by the program set-up command and data write cycles. Addresses are latched on the falling edge of  $\overline{CE}$  or  $\overline{WE}$ , whichever happens later and the data is latched on the rising edge of  $\overline{CE}$  or  $\overline{WE}$ , whichever happens first. The rising edge of  $\overline{CE}$  or  $\overline{WE}$  (whichever happens first) starts programming. Upon executing the Embedded Program Algorithm command sequence, the system is not required to provide further controls or timings. The device will automatically provide adequate internally generated program pulses and verify the programmed cell margin.

The system can determine the status of the program operation by using  $DQ_7$  ( $\overline{Data}$  Polling),  $DQ_6$  (Toggle Bit) or RY/BY. The  $\overline{Data}$  Polling and Toggle Bit are automatically performed at the memory location being programmed.

The programming operation is completed when the data on DQ<sub>7</sub> is equivalent to data written to this bit at which the devices return to the read mode and plogram addresses are no longer latched. Therefore, the devices require that a valid address to the devices be supplied by the system at this particular instance. Hence Data Polling requires the same address which is being programmed.

If hardware reset occurs during the programming operation, the data being written is not guaranteed.

Programming is allowed in any address sequence and across sector boundaries. Beware that a data "0" cannot be programmed back to a "1". Attempting to do so may result in either failure condition or an apparent success according to the data polling algorithm. But a read from Reset mode will show that the data is still "0". Only erase operations can convert "0"s to "1"s.

Note that attempting to program a "1" over a "0" will result in programming failure. This precaution is the same with Fujitsu standard NOR devices. "Embedded Program™ Algorithm" in ■FLOW CHART illustrates the Embedded Program™ Algorithm using typical command strings and bus operations.

#### **Program Suspend/Resume**

The Program Suspend command allows the system to interrupt a program operation so that data can be read from any address. Writing the Program Suspend command (B0h) during Embedded Program operation immediately suspends the programming.

When the Program Suspend command is written during a programming process, the device halts the program operation within 1us and updates the status bits. After the program operation has been suspended, the system can read data from any address. The data at program-suspended address is not valid. Normal read timing and command definitions apply.

After the Program Resume command (30h) is written, the device reverts to programming. The system can determine the status of the program operation using the DQ7 or DQ6 status bits, just as in the standard program operation. See "Write Operation Status" for more information.

When issuing program suspend command in 4  $\mu$ s after issuing program command, determine the status of program operation by reading status bit at more 4  $\mu$ s after issuing program resume command.

The system also writes the Autoselect command sequence in the Program Suspend mode. The device allows reading Autoselect codes at the addresses within programming sectors, since the codes are not stored in the memory. When the device exits the Autoselect mode, the device reverts to the Program Suspend mode, and is ready for another valid operation. See "Autoselect Command Sequence" for more information.

The system must write the Program Resume command to exit from the Program Suspend mode and continue the programming operation. Further writes of the Resume command are ignored. Another Program Suspend command can be written after the device resumes programming.

Do not read CFI code after HiddenROM Entry and Exit in program suspend mode.

#### Write Buffer Programming Operations

Write Buffer Programming allows the system write to series of 16 words in one programming operation. This results in faster effective word programming time than the standard programming algorithms. The Write Buffer Programming command sequence is initiated by first writing two unlock cycles. This is followed by a third write cycle selecting the Sector Address in which programming will occur. In forth cycle contains both Sector Address and unique code for data bus width will be loaded into the page buffer at the Sector Address in which programming will occur.

The system then writes the starting address/data combination. This "starting address" must be the same Sector Address used in third and fourth cycles and its lower addresses of  $A_3$  to  $A_0$  should be 0h. All subsequent address must be incremented by 1. Addresses are latched on the falling edge of  $\overline{CE}$  or  $\overline{WE}$ , whichever happens later and the data is latched on the rising edge of  $\overline{CE}$  or  $\overline{WE}$ , whichever happens first. The rising edge of  $\overline{CE}$  or  $\overline{WE}$  (whichever happens first) starts programming. Upon executing the Write Buffer Programming Operations command sequence, the system is not required to provide further controls or timings. The device will automatically provide adequate internally generated program pulses and verify the programmed cell margin.

 $DQ_7(\overline{Data} \ Polling)$ ,  $DQ_6(\overline{Data} \ Poll$ 

The Data polling techniques described in "Data Polling Algorithm" in ■FLOW CHART should be used while monitoring the last address location loaded into the write buffer. In addition, it is not necessary to specify an

address in Toggle Bit techniques described in "Toggle Bit Algorithm" in ■FLOW CHART. The automatic programing operation is completed when the data on DQ7 is equivalent to the data written to this bit at which time the device returns to the read mode and addresses are no longer latched (See "Hardware Sequence Flags").

The write-buffer programming operation can be suspended using the standard program suspend/resume commands.

Once the write buffer programming is set, the system must then write the "Program Buffer to Flash" command at the Sector Address. Any other address/data combination will abort the Write Buffer Programming operation and the device will continue busy state.

The Write Buffer Programming Sequence can be ABORTED by doing the following:

- Different Sector Address is asserted.
- Write data other than the "Program Buffer to Flash" command after the specified number of "data load" cycles.

A "Write-to-Buffer-Abort Reset" command sequence must be written to the device to return to read mode. (See "MBM29PL32TM/BM Standard Command Definitions" in **DEVICE BUS OPERATION** for details on this command sequence.)

#### **Chip Erase**

Chip erase is a six bus cycle operation. It begins two "unlock" write cycles followed by writing the "set-up" command, and two "unlock" write cycles followed by the chip erase command which invokes the Embedded Erase algorithm.

The device does not require the user to program the device prior to erase. Upon executing the Embedded Erase Algorithm the devices automatically programs and verifies the entire memory for an all zero data pattern prior to electrical erase (Preprogram function). The system is not required to provide any controls or timings during these operations.

The system can determine the erase operation status by using  $DQ_7$  ( $\overline{Data}$  Polling),  $DQ_6$  ( $\overline{Toggle}$  Bit I) and  $DQ_2$  ( $\overline{Toggle}$  Bit II) or RY/ $\overline{BY}$  output signal. The chip erase begins on the rising edge of the last  $\overline{CE}$  or  $\overline{WE}$ , whichever happens first from last command sequence and completes when the data on  $DQ_7$  is "1" (See Write Operation Status section.) at which time the device returns to read mode.

#### **Sector Erase**

Sector erase is a six bus cycle operation. There are two "unlock" write cycles. These are followed by writing the "set-up" command. Two more "unlock" write cycles are then followed by the Sector Erase command.

Multiple sectors may be erased concurrently by writing the same six bus cycle operations. This sequence is followed by writes of the Sector Erase command to addresses in other sectors desired to be concurrently erased. The time between writes must be less than Erase Time-out time( $t_{TOW}$ ). Otherwise that command will not be accepted and erasure will not start. It is recommended that processor interrupts be disabled during this time to guarantee this condition. The interrupts can reoccur after the last Sector Erase command is written. A time-out of " $t_{TOW}$ " from the rising edge of last  $\overline{CE}$  or  $\overline{WE}$ , whichever happens first, will initiate the execution of the Sector Erase command(s). If another falling edge of  $\overline{CE}$  or  $\overline{WE}$ , whichever happens first occurs within the " $t_{TOW}$ " time-out window the timer is reset (monitor  $DQ_3$  to determine if the sector erase timer window is still open, see section  $DQ_3$ , Sector Erase Timer). Resetting the devices once execution has begun will corrupt the data in the sector. In that case, restart the erase on those sectors and allow them to complete (refer to the Write Operation Status). Loading the sector erase buffer may be done in any sequence and with any number of sectors (0 to 70).

Sector erase does not require the user to program the devices prior to erase. The devices automatically program all memory locations in the sector(s) to be erased prior to electrical erase using the Embedded Erase Algorithm. When erasing a sector, the remaining unselected sectors remain unaffected. The system is not required to provide any controls or timings during these operations.

The <u>sys</u>tem can determine the status of the erase operation by using  $DQ_7$  ( $\overline{Data}$  Polling),  $DQ_6$  (Toggle Bit) or RY/BY.

The sector erase begins after the " $t_{TOW}$ " time-out from the rising edge of  $\overline{CE}$  or  $\overline{WE}$  whichever happens first for the last sector erase command pulse and completes when the data on  $DQ_7$  is "1" (see Write Operation Status section), at which the devices return to the read mode.  $\overline{Data}$  polling and Toggle Bit must be performed at an address within any of the sectors being erased.

#### **Erase Suspend/Resume**

The Erase Suspend command allows the user to interrupt Sector Erase operation and then perform read or programming to a sector not being erased. This command is applicable ONLY during the Sector Erase operation within the time-out period for sector erase. Writting the Erase Suspend command (B0h) during the Sector Erase time-out results in immediate termination of the time-out period and suspension of the erase operation.

Writing the "Erase Resume" command (30h) resumes the erase operation.

When the "Erase Suspend" command is written during the Sector Erase operation, the device takes maximum of " $t_{SPD}$ " to suspend the erase operation. When the devices enter the erase-suspended mode, the RY/ $\overline{BY}$  output pin will be at High-Z and the DQ<sub>7</sub> bit will be at logic "1" and DQ<sub>6</sub> will stop toggling. The user must use the address of the erasing sector for reading DQ<sub>6</sub> and DQ<sub>7</sub> to determine if the erase operation has been suspended. Further writes of the Erase Suspend command are ignored.

To resume the operation of Sector Erase, the Resume command (30h) should be written. Any further writes of the Resume command at this point will be ignored. Another Erase Suspend command can be written after the chip has resumed erasing.

Do not issue program command after entering erase-suspend-read mode.

#### **Fast Mode Set/Reset**

The device has Fast Mode function. It dispenses with the initial two unclock cycles required in the standard program command sequence by writing Fast Mode command into the command register. In this mode, the required bus cycle for programming consists of two cycles instead of four bus cycles in standard program command. The read operation is also executed after exiting this mode. During the Fast mode, do not write any command other than the Fast program/Fast mode reset command. To exit from this mode, write Fast Mode Reset command into the command register. (Refer to the "Embedded Program™ Algorithm for Fast Mode" in ■FLOW CHART.) The Vcc active current is required even  $\overline{CE} = V_H$  during Fast Mode.

#### **Fast Programming**

During Fast Mode, the programming can be executed with two bus cycles operation. The Embedded Program Algorithm is executed by writing program set-up command (A0h) and data write cycles (PA/PD). See "Embedded Program™ Algorithm for Fast Mode" in ■FLOW CHART.

#### **Extended Sector Group Protection**

#### **Query Command (CFI: Common Flash Memory Interface)**

The CFI (Common Flash Memory Interface) specification outlines device and host system software interrogation handshake which allows specific vendor-specified software algorithms to be used for entire families of devices. This allows device-independent, JEDEC ID-independent, and forward-and backward-compatible software support for the specified flash device families. Refer to CFI specification in detail.

The operation is initiated by writing the query command (98h) into the command register. Following the command write, a read cycle from specific address retrieves device information. Please note that output data of upper byte (DQ₁₅ to DQ₀) is "0". Refer to the CFI code table. To terminate operation, it is necessary to write the Reset command sequence into the register. (See "Common Flash Memory Interface Code" in ■DEVICE BUS OPERATION.)

#### **HiddenROM Mode**

#### (1) HiddenROM Region

The HiddenROM (HiddenROM) feature provides a Flash memory region that the system may access through a new command sequence. This is primarily intended for customers who wish to use an Electronic Serial Number (ESN) in the device with the ESN protected against modification. Once the HiddenROM region is protected, any further modification of that region is impossible. This ensures the security of the ESN once the product is shipped to the field.

The HiddenROM region is 256 bytes / 128 words in length. After the system writes the HiddenROM Entry command sequence, it may read the HiddenROM region by using device addresses  $A_6$  to  $A_0$  ( $A_{20}$  to  $A_7$  are all "0"). That is, the device sends only program command that would normally be sent to the address to the HiddenROM region. This mode of operation continues until the system issues the Exit HiddenROM command sequence, or until power is removed from the device. On power-up, or following a hardware reset, the device reverts to sending commands to the address.

If you request Fujitsu to program the ESN in the device, please contact a Fujitsu representative for more information.

#### (2) HiddenROM Entry Command

The device has a HiddenROM area with One Time Protect function. This area is to enter the security code and to unable the change of the code once set. Programming is allowed in this area until it is protected. However, once it gets protected, it is impossible to unprotect. Therefore, extreme caution is required.

The HiddenROM area is 256 bytes / 128 words. This area is in SA0 . Therefore, write the HiddenROM entry command sequence to enter the HiddenROM area. It is called HiddenROM mode when the HiddenROM area appears.

Sectors other than the block area SA0 can be read during HiddenROM mode. Read/program of the HiddenROM area is possible during HiddenROM mode. Write the HiddenROM reset command sequence to exit the HiddenROM mode. Note that any other commands should not be issued than the HiddenROM program/protection/reset commands during the HiddenROM mode. When you issue the other commands including the suspend resume capability, send the HiddenROM reset command first to exit the HiddenROM mode and then issue each command.

#### (3) HiddenROM Program Command

To program the data to the HiddenROM area, write the HiddenROM program command sequence during HiddenROM mode. This command is the same as the usual program command, except that it needs to write the command during HiddenROM mode. Therefore the detection of completion method is the same as in the past, using the DQ $_7$  data pooling, DQ $_6$  Toggle bit or RY/BY. You should pay attention to the address to be programmed. If an address not in the HiddenROM area is selected, the previous data will be deleted.

During the write into the HiddenROM region, the program suspend command issuance is prohibited.

#### (4) HiddenROM Protect Command

There are two methods to protect the HiddenROM area. One is to write the sector group protect setup command (60h) , set the sector address in the HiddenROM area and  $(A_6, A_3, A_2, A_1, A_0) = (0, 0, 0, 1, 0)$  , and write the sector group protect command (60h) during the HiddenROM mode. The same command sequence may be used because it is the same as the extension sector group protect in the past, except that it is in the HiddenROM mode and does not apply high voltage to the  $\overline{RESET}$  pin. Please refer to above mentioned "Extended Sector Group Protection" for details of sector group protect setting.

The other method is to apply high voltage ( $V_{ID}$ ) to  $A_9$  and  $\overline{OE}$ , set the sector address in the HiddenROM area and ( $A_6$ ,  $A_3$ ,  $A_2$ ,  $A_1$ ,  $A_0$ ) = (0, 0, 0, 1, 0) , and apply the write pulse during the HiddenROM mode. To verify the protect circuit, apply high voltage ( $V_{ID}$ ) to  $A_9$ , specify ( $A_6$ ,  $A_3$ ,  $A_2$ ,  $A_1$ ,  $A_0$ ) = (0, 0, 0, 1, 0) and the sector address in the HiddenROM area, and read. When "1" appears on DQ<sub>0</sub>, the protect setting is completed. "0" will appear on DQ<sub>0</sub> if it is not protected. Apply write pulse again. The same command sequence could be used for the above method because other than the HiddenROM mode, it is the same as the sector group protect previously mentioned.

Take note that other sector groups will be affected if an address other than those for the HiddenROM area is selected for the sector group address, so please be careful. Pay close attention that once it is protected, protection CANNOT BE CANCELLED.

#### **Write Operation Status**

Detailed in "Hardware Sequence Flags" are all the status flags which can determine the status of the device for current mode operation. When checking Hardware Sequence Flags during program operations, it should be checked 4  $\mu$ s after issuing program command. During sector erase, the part provides the status flags automatically to the I/O ports. The information on DQ2 is address sensitive. If an address from an erasing sector is consecutively read, then the DQ2 bit will toggle. However DQ2 will not toggle if an address from a non-erasing sector is consecutively read. This allows the user to determine which sectors are erasing.

Once erase suspend is entered address sensitivity still applies. If the address of a non-erasing sector (one available for read) is provided, then stored data can be read from the device. If the address of an erasing sector (one unavailable for read) is applied, the device will output its status bits.

#### **Hardware Sequence Flags**

		Status	DQ <sub>7</sub>	DQ <sub>6</sub>	DQ₅	DQ <sub>3</sub>	$DQ_2$	<b>DQ</b> <sub>1</sub> *3
	Embedded Program Algorithm			Toggle	0	0	1	0
_	Embedded Erase Algorithm			Toggle	0	1	Toggle*1	N/A
	Program Suspend Mode	Program-Suspend-Read (Program Suspended Sector)	Data	Data	Data	Data	Data	Data
In		Program-Suspend-Read (Non-Program Suspended Sector)	Data	Data	Data	Data	Data	Data
Progress	Erase Suspend Mode	Erase-Suspend-Read (Erase Suspended Sector)	1	1	0	0	Toggle*1	N/A
		Erase-Suspend-Read (Non-Erase Suspended Sector)	Data	Data	Data	Data	Data	Data
		Erase-Suspend-Program (Non-Erase Suspended Sector)	DQ <sub>7</sub>	Toggle	0	0	Toggle*1 N ta Data D ta Data D Toggle*1 N Toggle*1 N ta Data D 1 N N N/A N N/A N A N/A A N/A	N/A
	Embedded F	Program Algorithm	DQ <sub>7</sub>	Toggle	1	0	1	N/A
Exceeded	Embedded E	Frase Algorithm	0	Toggle	1	1	N/A	N/A
Time Limits	Erase Suspend Mode	Erase-Suspend-Program (Non-Erase Suspended Sector)	ŪQ <sub>7</sub>	Toggle	1	0	1 Toggle*1 Data Data Toggle*1 Data  1*2 1 N/A N/A N/A N/A	N/A
	BUSY State			Toggle	0	N/A	N/A	0
Write to Buffer*4  Exceeded Timing Limits		DQ <sub>7</sub>	Toggle	1	N/A	N/A	0	
	ABORT Stat	е	N/A	Toggle	0	N/A	N/A	1

<sup>\*1 :</sup> Successive reads from the erasing or erase-suspend sector will cause DQ2 to toggle.

<sup>\*2 :</sup> Reading from non-erase suspend sector address will indicate logic "1" at the DQ2 bit.

<sup>\*3 :</sup> DQ1 indicates the Write-to-Buffer ABORT status during Write-Buffer-Programming operations.

<sup>\*4 :</sup> The Data Polling algorithm detailed in "Data Polling Algorithm" in ■FLOW CHART should be used for Write-Buffer-Programming operations. Note that DQ₂ during Write-Buffer-Programming indicates the data-bar for DQ₂ data for the LAST LOADED WRITE-BUFFER ADDRESS location.

#### DQ<sub>7</sub>

#### Data Polling

The devices feature Data Polling as a method to indicate to the host that the Embedded Algorithms are in progress or completed. During the Embedded Program Algorithm, an attempt to read devices will produce reverse data last written to DQ<sub>7</sub>. Upon completion of the Embedded Program Algorithm, an attempt to read the device will produce true data last written to DQ<sub>7</sub>. During the Embedded Erase Algorithm, an attempt to read the device will produce a "0" at the DQ<sub>7</sub> output. Upon completion of the Embedded Erase Algorithm, an attempt to read device will produce a "1" at the DQ<sub>7</sub> output. The flowchart for Data Polling (DQ<sub>7</sub>) is shown in "Data Polling Algorithm" in ■FLOW CHART.

For programming, the Data Polling is valid after the rising edge of fourth write pulse in the four write pulse sequence.

For chip erase and sector erase, the Data Polling is valid after the rising edge of the sixth write pulse in the six write pulse sequence. Data Polling must be performed at sector addresses of sectors being erased, not protected sectors. Otherwise, the status may become invalid.

If a program address falls within a protected sector, Data polling on DQ7 is active for approximately 1  $\mu$ s, then the device returns to read mode. After an erase command sequence is written, if all sectors selected for erasing are protected, Data Polling on DQ7 is active for approximately 100  $\mu$ s, then the device returns to read mode. If not all selected sectors are protected, the Embedded Erase algorithm erases the unprotected sectors, and ignores the selected sectors that are protected.

Once the Embedded Algorithm operation is close to being completed, the device data pins  $(DQ_7)$  may change asynchronously while the output enable  $(\overline{OE})$  is asserted low. This means that the device is driving status information on  $DQ_7$  at one instant of time, and then that byte's valid data the next. Depending on when the system samples the  $DQ_7$  output, it may read the status or valid data. Even if the device completes the Embedded Algorithm operation and  $DQ_7$  has a valid data, the data outputs on  $DQ_6$  to  $DQ_0$  may still be invalid. The valid data on  $DQ_7$  to  $DQ_0$  will be read on the successive read attempts.

The Data Polling feature is active only during the Embedded Programming Algorithm, Embedded Erase Algorithm, Erace Suspendmode or sector erase time-out.

See "Data Polling during Embedded Algorithm Operation Timing Diagram" in ■SWITCHING WAVEFORM for the Data Polling timing specifications and diagram.

#### $DQ_6$

#### Toggle Bit I

The device also feature the "Toggle Bit I" as a method to indicate to the host system that the Embedded Algorithms are in progress or completed.

During an Embedded Program or Erase Algorithm cycle, successive attempts to read ( $\overline{CE}$  or  $\overline{OE}$  toggling) data from the devices will result in DQ $_6$  toggling between one and zero. Once the Embedded Program or Erase Algorithm cycle is completed, DQ $_6$  will stop toggling and valid data will be read on the next successive attempts. During programming, the Toggle Bit I is valid after the rising edge of the fourth write pulse in the four write pulse sequences. For chip erase and sector erase, the Toggle Bit I is valid after the rising edge of the sixth write pulse in the six write pulse sequences. The Toggle Bit I is active during the sector time out.

In programm operation, if the sector being written to is protected, the Toggle bit will toggle for about 1  $\mu$ s and then stop toggling with the data unchanged. In erase, the device will erase all the selected sectors except for the protected ones. If all selected sectors are protected, the chip will toggle the Toggle bit for about 100  $\mu$ s and then drop back into read mode, having data kept remained.

Either  $\overline{\text{CE}}$  or  $\overline{\text{OE}}$  toggling will cause the DQ<sub>6</sub> to toggle. See "Toggle Bit I Timing Diagramduring Embedded Algorithm Operations" in ■SWITCHING WAVEFORM for the Toggle Bit I timing specifications and diagram.

#### $DQ_5$

#### **Exceeded Timing Limits**

 $DQ_5$  will indicate if the program or erase time has exceeded the specified limits (internal pulse count). Under these conditions  $DQ_5$  will produce a "1". This is a failure condition indicating that the program or erase cycle was not successfully completed. Data Polling is the only operating function of the device under this condition. The  $\overline{CE}$  circuit will partially power down the device under these conditions (to approximately 2 mA). The  $\overline{OE}$  and  $\overline{WE}$  pins will control the output disable functions as described in "MBM29PL32TM/BM User Bus Operations (Word Mode: BYTE = VIH)" and "MBM29PL32TM/BM User Bus Operations (Byte Mode: BYTE = VIL)" in DEVICE BUS OPERATION.

The  $DQ_5$  failure condition may also appear if a user tries to program a non blank location without pre-erase. In this case the device locks out and never completes the Embedded Algorithm operation. Hence, the system never reads a valid data on  $DQ_7$  bit and  $DQ_6$  never stop toggling. Once the device has exceeded timing limits, the  $DQ_5$  bit will indicate a "1". Note that this is not a device failure condition since the device was incorrectly used. If this occurs, reset the device with command sequence.

#### $DQ_3$

#### Sector Erase Timer

After the completion of the initial sector erase command sequence the sector erase time-out will begin. DQ<sub>3</sub> will remain low until the time-out is complete. Data Polling and Toggle Bit are valid after the initial sector erase command sequence.

If  $\overline{Data}$  Polling or the Toggle Bit I indicates a valid erase command has been written,  $DQ_3$  may be used to determine whether the sector erase timer window is still open. If  $DQ_3$  is "1" the internally controlled erase cycle has begun. If  $DQ_3$  is "0", the device will accept additional sector erase commands. To insure the command has been accepted, the system software should check the status of  $DQ_3$  prior to and following each subsequent Sector Erase command. If  $DQ_3$  were high on the second status check, the command may not have been accepted.

See "Hardware Sequence Flags".

#### $DQ_2$

#### Toggle Bit II

This Toggle bit II, along with DQ<sub>6</sub>, can be used to determine whether the devices are in the Embedded Erase Algorithm or in Erase Suspend.

Successive reads from the erasing sector will cause  $DQ_2$  to toggle during the Embedded Erase Algorithm. If the devices are in the erase-suspended-read mode, successive reads from the erase-suspended sector will cause  $DQ_2$  to toggle. When the device is in the erase-suspended-program mode, successive reads from the non-erase suspended sector will indicate a logic "1" at the  $DQ_2$  bit.

 $DQ_6$  is different from  $DQ_2$  in that  $DQ_6$  toggles only when the standard program or Erase, or Erase Suspend Program operation is in progress. The behavior of these two status bits, along with that of  $DQ_7$ , is summarized as follows:

For example, DQ₂ and DQ₆ can be used together to determine if the erase-suspend-read mode is in progress. (DQ₂ toggles while DQ₆ does not.) See also "Hardware Sequence Flags" and "DQ₂ vs. DQ₆" in ■SWITCHING WAVEFORM.

Furthermore, DQ<sub>2</sub> can also be used to determine which sector is being erased. At the erase mode, DQ<sub>2</sub> toggles if this bit is read from an erasing sector.

#### Reading Toggle Bits DQ6/ DQ2

Whenever the system initially begins reading Toggle bit status, it must read  $DQ_7$  to  $DQ_0$  at least twice in a row to determine whether a Toggle bit is toggling. Typically a system would note and store the value of the Toggle bit after the first read. After the second read, the system would compare the new value of the Toggle bit with the first. If the Toggle bit is not toggling, the device has completed the program or erase operation. The system can read array data on  $DQ_7$  to  $DQ_0$  on the following read cycle.

However, if, after the initial two read cycles, the system determines that the Toggle bit is still toggling, the system also should note whether the value of  $DQ_5$  is high (see the section on  $DQ_5$ ). If it is, the system should then determine again whether the Toggle bit is toggling, since the Toggle bit may have stopped toggling just as  $DQ_5$  went high. If the Toggle bit is no longer toggling, the device has successfully completed the program or erase operation. If it is still toggling, the device did not complete the operation successfully, and the system must write the reset command to return to reading array data.

The remaining scenario is that the system initially determines that the Toggle bit is toggling and DQ₅ has not gone high. The system may continue to monitor the Toggle bit and DQ₅ through successive read cycles, determining the status as described in the previous paragraph. Alternatively, it may choose to perform other system tasks. In this case, the system must start at the beginning of the algorithm when it returns to determine the status of the operation. (Refer to "Toggle Bit Algorithm" in ■FLOW CHART.)

#### Mode DQ<sub>7</sub> $DQ_6$ $DQ_2$ Program DQ<sub>7</sub> Toggle **Erase** 0 Toggle Toggle \*1 Erase-Suspend-Read 1 1 Toggle \*1 (Erase-Suspended Sector) Erase-Suspend-Program DQ<sub>7</sub> Toggle 1 \*2

#### **Toggle Bit Status**

#### $DQ_1$

#### Write-to-Buffer Abort

DQ1 indicates whether a Write-to-Buffer operation was aborted. Under these conditions DQ1 produces a "1". The system must issue the Write-to-Buffer-Abort-Reset command sequence to return the device to reading array data. See "Write Buffer Programming Operations" section for more details.

#### RY/BY

#### Ready/Busy

The device provides a RY/BY open-drain output pin to indicate to the host system that the Embedded Algorithms are either in progress or has been completed. If the output is low, the device is busy with either a program or erase operation. If the output is high, the device is ready to accept any read/write or erase operation. If the device is placed in an Erase Suspend mode, the RY/BY output will be high, by means of connecting with a pull-up resister to Vcc.

During programming, the RY/BY pin is driven low after the rising edge of the fourth WE pulse. During an erase operation, the RY/BY pin is driven low after the rising edge of the sixth WE pulse. The RY/BY pin will indicate a busy condition during the RESET pulse. See "RY/BY Timing Diagram during Program/Erase Operation Timing Diagram" and "RESET Timing Diagram ( During Embedded Algorithms )" in ■SWITCHING WAVEFORM for a detailed timing diagram. The RY/BY pin is pulled high in standby mode.

Since this is an open-drain output, RY/BY pins can be tied together in parallel with a pull-up resistor to Vcc.

<sup>\*1 :</sup> Successive reads from the erasing or erase-suspend sector will cause DQ2 to toggle.

<sup>\*2 :</sup> Reading from the non-erase suspend sector address will indicate logic "1" at the DQ2 bit.

#### **Word/Byte Configuration**

BYTE pin selects the byte (8-bit) mode or word (16-bit) mode for the device. When this pin is driven high, the device operates in the word (16-bit) mode. Data is read and programmed at DQ<sub>15</sub> to DQ<sub>0</sub>. When this pin is driven low, the device operates in byte (8-bit) mode. In this mode, DQ<sub>15</sub>/A<sub>-1</sub> pin becomes the lowest address bit, and DQ<sub>14</sub> to DQ<sub>8</sub> bits are tri-stated. However, the command bus cycle is always an 8-bit operation and hence commands are written at DQ<sub>7</sub> to DQ<sub>0</sub> and DQ<sub>15</sub> to DQ<sub>8</sub> bits are ignored.

#### **Data Protection**

The device is designed to offer protection against accidental erasure or programming caused by spurious system level signals that may exist during power transitions. During power up the device automatically reset the internal state machine in Read mode. Also, with its control register architecture, alteration of memory contents only occurs after successful completion of specific multi-bus cycle command sequences.

The device also incorporates several features to prevent inadvertent write cycles resulting form Vcc power-up and power-down transitions or system noise.

#### (1) Low Vcc Write Inhibit

To avoid initiation of a write cycle during  $V_{\rm CC}$  power-up and power-down, a write cycle is locked out for  $V_{\rm CC}$  less than  $V_{\rm LKO}$ . If  $V_{\rm CC} < V_{\rm LKO}$ , the command register is disabled and all internal program/erase circuits are disabled. Under this condition, the device will reset to the read mode. Subsequent writes will be ignored until the  $V_{\rm CC}$  level is greater than  $V_{\rm LKO}$ . It is the user's responsibility to ensure that the control pins are logically correct to prevent unintentional writes when  $V_{\rm CC}$  is above  $V_{\rm LKO}$ .

If Embedded Erase Algorithm is interrupted, the intervened erasing sector(s) is(are) not valid.

#### (2) Write Pulse "Glitch" Protection

Noise pulses of less than 3 ns (typical) on  $\overline{OE}$ ,  $\overline{CE}$ , or  $\overline{WE}$  will not initiate a write cycle.

#### (3) Logical Inhibit

Writing is inhibited by holding any one of  $\overline{OE} = V_{IL}$ ,  $\overline{CE} = V_{IH}$ , or  $\overline{WE} = V_{IH}$ . To initiate a write,  $\overline{CE}$  and  $\overline{WE}$  must be a logical zero while  $\overline{OE}$  is a logical one.

#### (4) Power-up Write Inhibit

Power-up of the devices with  $\overline{WE} = \overline{CE} = V_{\parallel}$  and  $\overline{OE} = V_{\parallel}$  will not accept commands on the rising edge of  $\overline{WE}$ . The internal state machine is automatically reset to read mode on power-up.

#### (5) Sector Protection

Device user is able to protect each sector group individually to store and protect data. Protection circuit voids both write and erase commands that are addressed to protected sectors.

Any commands to write or erase addressed to protected sector are ignored.

#### ■ ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Rat	Unit		
raiametei	Зушьог	Min Max		O i iii	
Storage Temperature	Tstg	<b>–</b> 55	+125	°C	
Ambient Temperature with Power Applied	TA	-20	+85	°C	
Voltage with Respect to Ground All Pins Except A <sub>9</sub> , OE, and RESET *1,*2	VIN, VOUT	-0.5	Vcc +0.5	V	
Power Supply Voltage *1	Vcc	-0.5	+4.0	V	
Input Voltage A <sub>9</sub> , OE, and RESET *1,*3	Vin	-0.5	+12.5	V	
Input Voltage WP/ACC *1,*3	Vacc	-0.5	+12.5	V	

<sup>\*1:</sup> Voltage is defined on the basis of VSS = GND = 0 V.

WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

#### ■ RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Va	Unit		
Farameter	Syllibol	Min	Max	Oilit	
Ambient Temperature	90	TA	-20	+70	°C
Ambient Temperature	10	IA	-20	+85	
Vcc Supply Voltage *	Vcc	+3.0	+3.6	V	

<sup>\*:</sup> Voltage is defined on the basis of Vss = GND = 0V.

WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.


Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure.


No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representatives beforehand.


<sup>\*2 :</sup> Minimum DC voltage on input or I/O pins is -0.5 V. During voltage transitions, input or I/O pins may undershoot Vss to -0.2 V for periods of up to 20 ns. Maximum DC voltage on input or I/O pins is Vcc +0.5 V. During voltage transitions, input or I/O pins may overshoot to Vcc +2.0 V for periods of up to 20 ns

<sup>\*3:</sup> Minimum DC input voltage is -0.5V. During voltage transitions, these pins may undershoot Vss to -0.2 V for periods of up to 20 ns.Voltage difference between input and supply voltage (ViN-Vcc) dose not exceed to +9.0 V. Maximum DC input voltage is +12.5 V which may overshoot to +14.0 V for periods of up to 20 ns.

### ■ MAXIMUM OVERSHOOT/MAXIMUM UNDERSHOOT







### **■ ELECTRICAL CHARACTERISTICS**

### 1. DC Characteristics

Parameter	Symbol	Symbol Conditions			Value			
raidilletei	Syllibol	Condition	J115	Min	Тур	Max	Unit	
Input Lookaga Current	l	Vin = Vss to Vcc,	WP/ACC pin	-2.0	_	+2.0		
Input Leakage Current	lц	Vcc = Vcc Max	Others	-1.0	_	+1.0	μA	
Output Leakage Current	ILO	Vout = Vss to Vcc, \	/cc = Vcc Max	-1.0	_	+1.0	μΑ	
A <sub>9</sub> , OE, RESET Inputs Leakage Current	Інт	Vcc = Vcc Max, A <sub>9</sub> , OE, RESET = 1	2.5 V	_	_	35	μΑ	
		$\overline{CE} = V_{IL}, \overline{OE} = V_{IH},$	Word	_	18	20		
Vcc Active Current	laa.	f = 5 MHz	Byte	_	16	20	^	
(Read ) *1,*2	Icc1	$\overline{CE} = V_{IL}, \overline{OE} = V_{IH},$	Word	_	35	50	mA	
		f = 10 MHz	Byte	_	35	50		
Vcc Active Current (Intra-Page Read) *2	Icc2	$\overline{CE} = V_{IL}, \overline{OE} = V_{IH},$ 4-Word	tprc = 25ns,	_	10	20	mA	
Vcc Active Current (Program / Erase) *2,*3	Іссз	$\overline{\text{CE}} = \text{V}_{\text{IL}}, \ \overline{\text{OE}} = \text{V}_{\text{IH}}$	_	50	60	mA		
Vcc Standby Current *2	Icc4	$\frac{\overline{CE} = Vcc \pm 0.3 \text{ V},}{\overline{RESET} = \frac{Vcc \pm 0.3}{\overline{OE} = V_{IH}, \frac{\overline{WP}}{ACC}}$	_	1	5	μA		
Vcc Reset Current *2	Icc5	$\overline{RESET} = Vcc \pm 0.3$ $\overline{WP}/ACC = Vcc \pm 0.3$	_	1	5	μΑ		
Vcc Automatic Sleep Current *4	Icc <sub>6</sub>	$\overline{\text{CE}} = \text{Vss} \pm 0.3 \text{ V},$ $\overline{\text{RESET}} = \text{Vcc} \pm 0.3 \text{ V},$ $\overline{\text{Vin}} = \text{Vcc} \pm 0.3 \text{ V or Vss} \pm 0.3 \text{ V},$ $\overline{\text{WP}}/\text{ACC} = \text{Vcc} \pm 0.3 \text{ V}$		_	1	5	μΑ	
Vcc Active Current (Erase-Suspend-Program) *2	Ісст	$\overline{\text{CE}} = \text{V}_{\text{IL}}, \ \overline{\text{OE}} = \text{V}_{\text{IH}}$		_	50	60	mA	
ACC Accelerated Program Current	lacc	$\overline{CE} = V_{IL}, \overline{OE} = V_{IH},$ $\overline{Vcc} = Vcc Max,$ $\overline{WP}/ACC = V_{ACC}$ $Vcc Pin$ $Max$		_	_	20 60	mA	
Input Low Level	VIL	_		-0.5		0.6	V	
Input High Level	VIH	_		0.7×Vcc	_	Vcc + 0.3	V	
Voltage for WP/ACC Sector Protection/Unprotection and Program Acceleration	Vacc	Vcc = 3.0 V to 3.6 V		11.5	12.0	12.5	V	
Voltage for Autoselect, and Temporary Sector Unprotected	VID	Vcc = 3.0 V to 3.6 V		11.5	12.0	12.5	V	
Output Low Voltage Level	Vol	IoL = 4.0 mA, Vcc = Vcc Min		_	_	0.45	V	
Output High Voltage Level	Vон	$I_{OH} = -2.0 \text{ mA, Vcc}$	= Vcc Min	0.85×Vcc	_	_	V	
Low Vcc Lock-Out Voltage	VLKO	_		2.3	_	2.5	V	

<sup>\*1 :</sup> The lcc current listed includes both the DC operating current and the frequency dependent component.

<sup>\*2 :</sup> Maximum Icc values are tested with Vcc = Vcc Max

<sup>\*3 :</sup> Icc active while Embedded Erase or Embedded Program or Write Buffer Programming is in progress.

<sup>\*4 :</sup> Automatic sleep mode enables the low power mode when address remain stable for tacc + 30 ns.

### 2. AC Characteristics

### • Read Only Operations Characteristics


Parameter		Syn	nbols			Value*			
		Syli	IDOIS	Condition	90		10		Unit
		JEDEC	Standard		Min	Max	Min	Max	
Read Cycle Tin	ne	tavav	<b>t</b> RC	_	90	_	100	_	ns
Address to Out	put Delay	tavqv	tacc	CE = VIL, OE = VIL	_	90		100	ns
Chip Enable to Output Delay		<b>t</b> ELQV	<b>t</b> ce	OE = VIL	_	90		100	ns
Page Read Cycle Time		_	<b>t</b> PRC	_	25	_	30		ns
Page Address to Output Delay		_	<b>t</b> PACC	CE = VIL, OE = VIL		25		30	ns
Output Enable to Output Delay		<b>t</b> GLQV	<b>t</b> oe	_	_	25	_	30	ns
Chip Enable to	Output High-Z	<b>t</b> ehqz	<b>t</b> DF	_	_	25	_	30	ns
Output Enable	Read		tоен	_	0	_	0		ns
Hold Time	Toggle and Data Polling	_	LOEH	_	10	_	10		ns
Output Enable to Output High-Z		<b>t</b> GHQZ	<b>t</b> DF	_	_	25	_	30	ns
Output Hold Time From Addresses, CE or OE, Whichever Occurs First		taxqx	tон	_	0		0		ns
RESET Pin Lov	v to Read Mode	_	<b>t</b> ready	_	_	20	_	20	μs

### \*: Test Conditions:

Output Load : 1 TTL gate and 30 pF

Input rise and fall times : 5 ns
Input pulse levels : 0.0 V or Vcc
Timing measurement reference level

 $\begin{array}{ll} \text{Input} & : V_{\text{CC}} \, / \, 2 \\ \text{Output} & : V_{\text{CC}} \, / \, 2 \end{array}$ 



• Write (Erase/Program) Operations

	Sv	mbol			Va	lue				
Parameter		Зу	iliboi	90			10			Unit
		JEDEC	Standard	Min	Тур	Max	Min	Тур	Max	
Write Cycle Time		tavav	twc	90	_		100	_	_	ns
Address Setup Time		<b>t</b> avwl	<b>t</b> as	0	_		0	_	_	ns
Address Setup Time to OE L Toggle Bit Polling	ow During	_	<b>t</b> aso	15	_	_	15		_	ns
Address Hold Time		twlax	<b>t</b> ah	45	_		45	_	_	ns
Address Hold Time from CE During Toggle Bit Polling	or <del>OE</del> High	_	<b>t</b> aht	0		_	0			ns
Data Setup Time		<b>t</b> DVWH	<b>t</b> os	35	_		35	_	_	ns
Data Hold Time		twhox	<b>t</b> DH	0	_		0	_	_	ns
OE Setup Time		_	toes	0	_		0	_	_	ns
CE High During Toggle Bit P	olling	_	<b>t</b> CEPH	20	_		20	_	_	ns
OE High During Toggle Bit P	olling	_	<b>t</b> oeph	20	_	_	20	_	_	ns
Read Recover Time Before Write (OE High to WE Low)		<b>t</b> GHWL	<b>t</b> GHWL	0		_	0			ns
Read Recover Time Before Write (OE High to CE Low)		<b>t</b> GHEL	<b>t</b> ghel	0	_	_	0			ns
CE Setup Time		<b>t</b> ELWL	<b>t</b> cs	0	_		0	_	_	ns
WE Setup Time		twlel	tws	0	_	_	0			ns
CE Hold Time		twheh	<b>t</b> cH	0	_		0	_	_	ns
WE Hold Time		<b>t</b> EHWH	twн	0	_		0	_	_	ns
CE Pulse Width		<b>t</b> ELEH	<b>t</b> cp	35	_		35	_	_	ns
Write Pulse Width		twlwh	<b>t</b> wp	35	_		35	_	_	ns
CE Pulse Width High		<b>t</b> ehel	<b>t</b> cph	25	_		25	_	_	ns
Write Pulse Width High		twhwL	<b>t</b> wph	30	_		30	_	_	ns
Effective Page Programming Time (Write Buffer Programming)	Per Word	<b>t</b> whwh1	twnwh1	_	23.5	_	_	23.5	_	μs
Programming Time	Word			_	100		_	100	_	μs
Sector Erase Operation *1		twhwh2	twhwh2	_	1.0		_	1.0	_	S
Vcc Setup Time		_	tvcs	50	_		50	_	_	μs
Recovery Time From RY/BY		_	<b>t</b> PB	0	_	_	0	_	_	ns
Erase/Program Valid to RY/BY Delay		_	<b>t</b> BUSY		_	90	_	_	90	ns
Rise Time to V <sub>ID</sub> *2		_	tvidr	500	_	_	500	_	_	ns
Rise Time to V <sub>ACC</sub> *3		_	tvaccr	500			500	_	_	ns
Voltage Transition Time *2		_	t∨LHT	4	_		4	_	_	μs

(Continued)

### (Continued)

	Sv	mbol	Value						
Parameter	Зу	90			10			Unit	
	JEDEC	Standard	Min	Тур	Max	Min	Тур	Max	
Write Pulse Width *2	_	twpp	100	_	_	100	_	_	μs
OE Setup Time to WE Active *2	_	toesp	4	_	_	4	_	_	μs
CE Setup Time to WE Active *2	_	<b>t</b> csp	4	_	_	4	_	_	μs
RESET Pulse Width	_	<b>t</b> RP	500	_	_	500	_	_	ns
RESET High Time Before Read	_	<b>t</b> RH	100	_	_	100	_	_	ns
Delay Time from Embedded Output Enable	_	<b>t</b> eoe			90			100	ns
Erase Time-out Time	_	<b>t</b> TOW	50	_	_	50	_	_	μs
Erase Suspend Transition Time	_	<b>t</b> spd	_	_	20	_		20	μs

<sup>\*1 :</sup> This does not include the preprogramming time.

<sup>\*2 :</sup> This timing is for Sector Group Protection operation.

<sup>\*3 :</sup> This timing is for Accelerated Program operation.

### **■ ERASE AND PROGRAMMING PERFORMANCE**

Parameter	Parameter Limits Unit		l Init	Remarks	
rarameter	Min	Тур	Max	Unit	Remarks
Sector Erase Time	_	1	15	S	Excludes programming time prior to erasure
Programming Time	_	100	3000	μs	
Effective Page Programming Time (Write Buffer Programming)	_	23.5	_	μs	Excludes system-level overhead
Chip Programming Time	_	_	300	S	
Absolute Maximum Programming Time (16 words)	_	_	6	ms	Non programming within the same page
Erase/Program Cycle	100,000	_	_	cycle	_

### **■ TSOP (1) PIN CAPACITANCE**

Parameter	Symbol	Toot Sotup	Value			Unit
Farameter	Symbol	Test Setup	Min	Тур	Max	Ullit
Input Capacitance	Cin	Vin = 0	_	8	10	рF
Output Capacitance	Соит	Vout = 0	_	8.5	12	pF
Control Pin Capacitance	C <sub>IN2</sub>	Vin = 0	_	8	10	pF
RESET pin and WP/ACC Pin Capacitance	Сімз	V <sub>IN</sub> = 0	_	20	25	pF

Notes: • Test conditions T<sub>A</sub> = +25°C, f = 1.0 MHz

• DQ<sub>15</sub>/A-1 pin capacitance is stipulated by output capacitance.

### **■ FBGA PIN CAPACITANCE**


Parameter	Symbol	Test Setup		Value	Unit	
Farameter	Syllibol	rest Setup	Min	Тур	Max	Ullit
Input Capacitance	Cin	Vin = 0	_	8	10	pF
Output Capacitance	Соит	Vout = 0	_	8.5	12	pF
Control Pin Capacitance	C <sub>IN2</sub>	V <sub>IN</sub> = 0	_	8	10	pF
RESET pin and WP/ACC Pin Capacitance	Сілз	V <sub>IN</sub> = 0	_	15	20	pF


Notes: • Test conditions  $T_A = +25$ °C, f = 1.0 MHz


• DQ<sub>15</sub>/A-<sub>1</sub> pin capacitance is stipulated by output capacitance.


### **■ SWITCHING WAVEFORMS**


• Key to Switching Waveforms












Notes: • PA is address of the memory location to be programmed.

- PD is data to be programmed at word address.
- $\overline{DQ_7}$  is the output of the complement of the data written to the device.
- Dout is the output of the data written to the device.
- Figure indicates the last two bus cycles out of four bus cycle sequence.


Alternate  $\overline{\text{WE}}$  Controlled Program Operation Timing Diagram





Notes: • PA is address of the memory location to be programmed.

- PD is data to be programmed at word address.
- $\overline{DQ}_7$  is the output of the complement of the data written to the device.
- Dout is the output of the data written to the device.
- Figure indicates the last two bus cycles out of four bus cycle sequence.

Alternate CE Controlled Program Operation Timing Diagram








\* : DQ<sub>7</sub> = Valid Data (The device has completed the Embedded operation.)

Note: When checking Hardware Sequence Flags during program operations, it should be checked  $4~\mu s$  after issuing program command.


Data Polling during Embedded Algorithm Operation Timing Diagram





\*: DQ6 stops toggling (The device has completed the Embedded operation).


Note: When checking Hardware Sequence Flags during program operations, it should be checked 4 μs after issuing program command.


Toggle Bit I Timing Diagram during Embedded Algorithm Operations























### **■ FLOW CHART**









\*:  $DQ_7$  is rechecked even if  $DQ_5$  = "1" because  $DQ_7$  may change simultaneously with  $DQ_5$ .


Note: Data polling on sector-group protected sector may fail.


**Data** Polling Algorithm




### **Toggle Bit Algorithm**











### **■ ORDERING INFORMATION**


Part No.	Package	Access Time (ns)	Remarks
MBM29PL32TM90TN	48-pin, plastic TSOP (1)	90 ns	
MBM29PL32TM10TN	(FPT-48P-M19) (Normal Bend)	100 ns	Top Sector
MBM29PL32TM90PBT	48-ball, plastic FBGA	90 ns	'
MBM29PL32TM10PBT	(BGA-48P-M20)	100 ns	
MBM29PL32BM90TN	48-pin, plastic TSOP (1)	90 ns	
MBM29PL32BM10TN	(FPT-48P-M19) (Normal Bend)	100 ns	Bottom Sector
MBM29PL32BM90PBT	48-ball, plastic FBGA	90 ns	
MBM29PL32BM10PBT	(BGA-48P-M20)	100 ns	



### **■ PACKAGE DIMENSIONS**



(Continued)



### **FUJITSU LIMITED**

All Rights Reserved.

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information, such as descriptions of function and application circuit examples, in this document are presented solely for the purpose of reference to show examples of operations and uses of Fujitsu semiconductor device; Fujitsu does not warrant proper operation of the device with respect to use based on such information. When you develop equipment incorporating the device based on such information, you must assume any responsibility arising out of such use of the information. Fujitsu assumes no liability for any damages whatsoever arising out of the use of the information.

Any information in this document, including descriptions of function and schematic diagrams, shall not be construed as license of the use or exercise of any intellectual property right, such as patent right or copyright, or any other right of Fujitsu or any third party or does Fujitsu warrant non-infringement of any third-party's intellectual property right or other right by using such information. Fujitsu assumes no liability for any infringement of the intellectual property rights or other rights of third parties which would result from the use of information contained herein.

The products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for use accompanying fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for use requiring extremely high reliability (i.e., submersible repeater and artificial satellite).

Please note that Fujitsu will not be liable against you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products.

Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Law of Japan, the prior authorization by Japanese government will be required for export of those products from Japan.

F0407 © FUJITSU LIMITED Printed in Japan