MCM6323A


Product Preview 64K x 16 Bit 3.3 V Asynchronous Fast Static RAM

The MCM6323A is a 1,048,576 bit static random access memory organized as 65,536 words of 16 bits. Static design eliminates the need for external clocks or timing strobes; CMOS circuitry reduces power consumption and provides for greater reliability.

The MCM6323A is equipped with chip enable (\overline{E}) , write enable (\overline{W}) , and output enable (\overline{G}) pins, allowing for greater system flexibility and eliminating bus contention problems. Separate byte enable controls (\overline{LB} and \overline{UB}) allow individual bytes to be written and read. \overline{LB} controls the 8 DQa bits, while \overline{UB} controls the 8 DQb bits.

The MCM6323A is available in a 400 mil small–outline J–leaded (SOJ) package and a 44–lead TSOP Type II package in copper leadframe for optimum printed circuit board (PCB) reliability.

- Single 3.3 V \pm 0.3 V Power Supply
- Fast Access Time: 10, 12, 15 ns
- Equal Address and Chip Enable Access Time
- All Inputs and Outputs are TTL Compatible
- Data Byte Control
- Fully Static Operation
- Power Operation: 140/135/130 mA Maximum, Active AC
- Industrial Temperature Option: 40 to + 85°C Part Number: SCM6323AYJ10A



This document contains information on a new product under development. Motorola reserves the right to change or discontinue this product without notice.

REV 1 10/17/97

	uu
TULLA	YJ PACKAGE
III III III	400 MIL SOJ
Alla.	CASE 919-01
	TS PACKAGE
THE	44–LEAD
- manualan	TSOP TYPE II
Calladea.	CASE 924A-01

PIN	ASSIGN	ME	NT
A	1•	44	
АС	2	43	D A
АС	3	42	ΔA
АΓ	4	41	□G
АΓ	5	40	
ĒD	6	39	
DQa 🛛	7	38	DQb
DQa 🛛	8	37	DQb
DQa 🛛	9	36	DQb
DQa 🛛	10	35	DQb
V _{DD} C	11	34	D V _{SS}
V _{SS} D	12	33	D V _{DD}
DQa 🛙	13	32	DQb
DQa 🛛	14	31	DQb
DQa 🛛	15	30	DQb
DQa 🛛	16	29	DQb
WC	17	28	D NC
АС	18	27	ΓA
АС	19	26	ΔA
ΑC	20	25	ΡA
АС	21	24	ΓA
NC [22	23	D NC

PIN NAMES	
A Address Ing Ē Chip Enal W Write Enal G Output Enal UB Upper By LB Lower By DQa Lower Data Input/Outp VDD + 3.3 V Power Sup VSS Grou NC No Connecti	ble ble yte yte out out ply ind



Ē	G	W	LB	UB	Mode	V _{DD} Current	DQa's	DQb's
Н	Х	Х	Х	Х	Not Selected	I _{SB1} , I _{SB2}	High–Z	High–Z
L	Н	Н	Х	Х	Output Disabled	IDDA	High–Z	High–Z
L	Х	Х	Н	Н	Output Disabled	I _{DDA}	High–Z	High–Z
L	L	Н	L	Н	Low Byte Read	I _{DDA}	D _{out}	High–Z
L	L	Н	Н	L	High Byte Read	I _{DDA}	High–Z	D _{out}
L	L	н	L	L	Word Read	I _{DDA}	D _{out}	D _{out}
L	Х	L	L	Н	Low Byte Write	I _{DDA}	D _{in}	High–Z
L	Х	L	н	L	High Byte Write	IDDA	High–Z	D _{in}
L	Х	L	L	L	Word Write	I _{DDA}	D _{in}	D _{in}

ABSOLUTE MAXIMUM RATINGS (See Notes)

Rating		Symbol	Value	Unit
Supply Voltage		V _{DD}	– 0.5 to + 4.6	V
Voltage on Any Pin		V _{in}	– 0.5 to V _{DD} + 0.5	V
Output Current per Pin		l _{out}	± 20	mA
Package Power Dissipation		PD	.75	W
Temperature Under Bias	Commerial Industrial	T _{bias}	– 10 to + 85 – 45 to + 90	°C
Operating Temperature	Commerial Industrial	Т _А	0 to + 70 - 40 to + 85	°C
Storage Temperature		T _{stg}	– 55 to + 150	°C

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to these high–impedance circuits.

This CMOS memory circuit has been designed to meet the dc and ac specifications shown in the tables, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow of at least 500 linear feet per minute is maintained.

NOTES:

1. Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPER-ATING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.

2. All voltages are referenced to V_{SS} .

3. Power dissipation capability will be dependent upon package characteristics and use environment.

DC OPERATING CONDITIONS AND CHARACTERISTICS

RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Min	Тур	Max	Unit
Power Supply Voltage	V _{DD}	3.0	3.3	3.6	V
Input High Voltage	VIH	2.2	_	V _{DD} + 0.3**	V
Input Low Voltage	VIL	- 0.5*	_	0.8	V

* V_{IL} (min) = -0.5 V dc; V_{IL} (min) = -2.0 V ac (pulse width ≤ 20 ns) for I ≤ 20.0 mA.

** V_{IH} (max) = V_{DD} + 0.3 V dc; V_{IH} (max) = V_{DD} + 2.0 V ac (pulse width \leq 20 ns) for I \leq 20.0 mA.

DC CHARACTERISTICS

Parameter		Symbol	Min	Max	Unit
Input Leakage Current (All Inputs, $V_{in} = 0$ to V_{DD})		llkg(l)	—	±1.0	μΑ
Output Leakage Current ($\overline{E} = V_{IH}$, $V_{out} = 0$ to V_{DD})		l _{lkg(O)}	_	±1.0	μΑ
Output Low Voltage	(I _{OL} = + 4.0 mA) (I _{OL} = + 100 μA)	VOL	—	0.4 V _{SS} + 0.2	V
Output High Voltage	(I _{OH} = – 4.0 mA) (I _{OH} = – 100 μA)	VOH	2.4 V _{DD} – 0.2	_	V

POWER SUPPLY CURRENTS (See Note 1)

Parameter		Symbol	6323A-10	6323A-12	6323A-15	Unit	Notes
AC Active Supply Current ($I_{Out} = 0 \text{ mA}$) ($V_{DD} = \max, f = f_{max}$)	Commerical Industrial	IDDA	140 150	135 140	130 135	mA	2
AC Standby Current ($\overline{E} = V_{IH}, V_{DD} = max$, f = f _{max})	Commerical Industrial	ISB1	40 45	35 40	30 35	mA	2
$ \begin{array}{l} CMOS \mbox{ Standby Current (V}_{DD} = max, f = 0 \mbox{ MHz}, \\ \overline{E} \geq V_{DD} - 0.2 \mbox{ V}, V_{SS} + 0.2 \mbox{ V}, \\ or \geq V_{DD} - 0.2 \mbox{ V}) \end{array} $	Commerical Industrial	I _{SB2}	5 5	5 5	5 5	mA	

NOTES:

1. Typical current = $25^{\circ}C \otimes 3.3 V$.

2. Reference AC Operating Conditions and Characteristics for input and timing (VIH/VIL, tr/tf, pulse level 0 to 3.0 V, VIH = 3.0 V, VIL = 0 V).

CAPACITANCE (f = 1.0 MHz, dV = 3.0 V, $T_A = 25^{\circ}C$, Periodically Sampled Rather Than 100% Tested)

Parameter	Symbol	Тур	Max	Unit
Address Input Capacitance	C _{in}	_	6	pF
Control Input Capacitance	C _{in}	—	6	pF
Input/Output Capacitance	C _{I/O}	_	8	pF

AC OPERATING CONDITIONS AND CHARACTERISTICS

 $(V_{DD} = 3.3 ~V \pm 0.3 ~V, ~T_A = 0 ~to ~+70^\circ C, ~Unless ~Otherwise ~Noted) \\ (T_A = -~40 ~to ~+~85^\circ C ~for ~Industrial ~Temperature ~Offering)$

Logic Input Timing Measurement Reference Level	1.50 V
Logic Input Pulse Levels	0 to 3.0 V
Input Rise/Fall Time	2 ns

Output Timing Reference Level 1.50 V Output Load See Figure 1

READ CYCLE TIMING (See Notes 1, 2, 3, and 4)

		MCM63	M6323A–10 MCM6323A–12		MCM63	23A–15			
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Notes
Read Cycle Time	t _{AVAV}	10	—	12	—	15	—	ns	5
Address Access Time	t _{AVQV}	_	10	—	12	_	15	ns	
Enable Access Time	^t ELQV	—	10	—	12	_	15	ns	
Output Enable Access Time	tGLQV	—	4	—	5	_	6	ns	6
Output Hold from Address Change	t _{AXQX}	3	—	3	—	3	—	ns	
Enable Low to Output Active	^t ELQX	3	—	3	—	3	—	ns	6, 7, 8
Output Enable Low to Output Active	tGLQX	0	—	0	—	0	—	ns	6, 7, 8
Enable High to Output High-Z	^t EHQZ	—	4	—	5	—	6	ns	6, 7, 8
Output Enable High to Output High–Z	^t GHQZ	—	4	—	5	—	6	ns	6, 7, 8
Byte Enable Access Time	^t BLQV	—	4	—	5	—	6	ns	
Byte Enable Low to Output Active	^t BLQX	0	_	0	—	0		ns	6, 7, 8
Byte High to Output High–Z	^t BHQZ	0	5	0	5	0	5	ns	6, 7, 8

NOTES:

1. \overline{W} is high for read cycle.

2. For common I/O applications, minimization, or elimination of bus contention conditions is necessary during read and write cycles.

3. Device is continuously selected ($\overline{E} = V_{IL}$, $\overline{G} = V_{IL}$, and \overline{LB} and/or $\overline{UB} = V_{IL}$).

4. Addresses valid prior to or coincident with \overline{E} going low.

5. All read cycle timings are referenced from the last valid address to the first transitioning address.

6. Transition is measured 200 mV from steady-state voltage.

7. At any given voltage and temperature, t_{EHQZ} (max) < t_{ELQX} (min), and t_{GHQZ} (max) < t_{GLQX} (min), both for a given device and from device to device.

8. This parameter is sampled and not 100% tested.




Figure 1. Equivalent AC Test Load




Figure 2. Lumped Capacitive Load and Typical Derating Curve






Figure 3. Derating Across Temperature and Voltage

READ CYCLE 1 (See Note 7)







WRITE CYCLE 1 (W Controlled, See Notes 1 and 2)

		MCM63	23A–10	MCM6323A-12		MCM63	23A–15		
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Notes
Write Cycle Time	tavav	10	—	12	—	15	—	ns	3
Address Setup Time	tAVWL	0	—	0	—	0	—	ns	
Address Valid to End of Write	^t AVWH	8	—	9	—	10	—	ns	
Write Pulse Width	^t WLWH [,] ^t WLEH	8	_	9	_	10	_	ns	
Byte Pulse Width	^t BLWH [,] ^t BLEH	8	_	9	_	10	_	ns	
Data Valid to End of Write	^t DVWH	4	—	5	—	6	—	ns	
Data Hold Time	tWHDX	0	—	0	—	0	_	ns	
Write Low to Data High-Z	tWLQZ	0	4	0	5	0	6	ns	4, 5, 6
Write High to Output Active	tWHQX	3	—	3	_	3	—	ns	4, 5, 6
Write Recovery Time	tWHAX	0		0	_	0	_	ns	

NOTES:

1. A write occurs during the overlap of \overline{E} low, \overline{W} low, and \overline{LB} and/or \overline{UB} low.


2. For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycles.

3. All write cycle timings are referenced from the last valid address to the first transitioning address.

4. Transition is measured 200 mV from steady-state voltage.

5. At any given voltage and temperature, tWLQZ max < tWHQX min both for a given device and from device to device.

6. This parameter is sampled and not 100% tested.



WRITE CYCLE 1 (W Controlled)

WRITE CYCLE 2 (E Controlled, See Notes 1 and 2)

		MCM6323A-10		MCM6323A-12		MCM6323A-15			
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Notes
Write Cycle Time	t _{AVAV}	10		12	_	15	—	ns	3
Address Setup Time	^t AVEL	0		0	_	0	—	ns	
Address Valid to End of Write	^t AVEH	8		9	_	10	—	ns	
Enable to End of Write	^t ELEH [,] ^t ELWH	8	_	9	_	10	_	ns	4, 5
Data Valid to End of Write	^t DVEH	4		5	_	6	_	ns	
Data Hold Time	^t EHDX	0		0	_	0	_	ns	
Write Recovery Time	^t EHAX	0		0	—	0	—	ns	

NOTES:


1. A write occurs during the overlap of \overline{E} low, \overline{W} low, and \overline{LB} and/or \overline{UB} low.

2. For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycles.

3. All write cycle timings are referenced from the last valid address to the first transitioning address.

4. If \overline{E} goes low coincident with or after \overline{W} goes low, the output will remain in a high impedance condition.

5. If \overline{E} goes high coincident with or before \overline{W} goes high, the output will remain in a high impedance condition.



WRITE CYCLE 2 (E Controlled)

WRITE CYCLE 3 (B Controlled, See Notes 1 and 2)

		MCM6323A-10 MCM63		23A–12 MCM6323A–15					
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Notes
Write Cycle Time	t _{AVAV}	10	—	12	—	15	—	ns	3
Address Setup Time	^t AVBL	0	—	0	—	0	—	ns	
Address Valid to End of Write	^t AVBH	8	—	9	—	10	—	ns	
Write Pulse Width	^t WLWH, ^t WLEH	8	_	9	_	10	_	ns	
Byte Pulse Width	^t BLWH, ^t BLEH, ^t BLBH	8	—	9	_	10	—	ns	
Data Valid to End of Write	^t DVBH	5	—	6	—	7	—	ns	
Data Hold Time	^t BHDX	0	—	0	—	0	—	ns	
Write Low to Data High-Z	tWLQZ	0	4	0	5	0	6	ns	4, 5, 6
Write High to Output Active	tWHQX	3	—	3	—	3	—	ns	4, 5, 6
Write Recovery Time	^t BHAX	0	—	0	—	0	—	ns	

NOTES:

1. A write occurs during the overlap of \overline{E} low, \overline{W} low, and \overline{LB} and/or \overline{UB} low.


2. For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycles.

3. All write cycle timings are referenced from the last valid address to the first transitioning address.


4. Transition is measured 200 mV from steady-state voltage.

5. At any given voltage and temperature, tWLQZ max < tWHQX min both for a given device and from device to device.

6. This parameter is sampled and not 100% tested.





ORDERING INFORMATION (Order by Full Part Number)



PACKAGE DIMENSIONS

YJ PACKAGE 400 MIL SOJ CASE 919-01






- NOTES:
- 1. DIMENSIONING AND TOLERANCING PER ASME 2.
- DIMENSIONING AND TOLERANCING FER ASME Y14.5M, 1994. CONTROLLING DIMENSION: INCH. DIMENSION D DOES NOT INCLUDE MOLD FLASH, TIE BAR BURRS AND GATE BURRS. MOLD FLASH, TIE BAR BURRS AND GATE BURRS SHALL NOT EXCEED 0.006 PER END. DIMENSION 3. E1 DOES NOT INCLUDE INTERLEAD FLASH. INTERLEAD FLASH SHALL NOT EXCEED 0.010 PER SIDE. THE PACKAGE TOP MAY BE SMALLER THAN THE
- 4. THE PACKAGE TOP MAY BE SMALLER THAN THE PACKAGE BOTTOM. DIMENSIONS D AND E1 AND, HENCE, DATUMS A AND B, ARE DETERMINED AT THE OUTERMOST EXTREMES OF THE PLASTIC BODY EXCLUSIVE OF MOLD FLASH, THE BAR BURKS, GATE BURKS AND INTERLEAD FLASH, BURKS, GATE BURKS AND INTERLEAD FLASH,
- BUT INCLUDING ANY MISIMITENCEAU FLASH, BUT INCLUDING ANY MISIMATCH BETWEEN THE TOP AND BOTTOM OF THE PLASTIC BODY. DIMENSION 61 DOES NOT INCLUDE DAMBAR PROTRUSION OR INTRUSION. THE DAMBAR PROTRUSION(5) SHALL NOT CAUSE THE SHOULDER WIDTH TO EXCEED b1 MAX BY 5. MORE THAN 0.005. THE DAMBAR INTRUSION(S) SHALL NOT REDUCE THE SHOULDER WIDTH TO LESS THAN 0.001 BELOW b1 MIN.

	INCHES					
DIM	MIN	MAX				
Α	0.128	0.148				
A1	0.025					
A2	0.082					
A3	0.035	0.045				
b	0.015	0.020				
b1	0.026	0.032				
D	1.120	1.130				
Е	0.435	0.445				
E1	0.395	0.405				
E2	0.370 BSC					
е	0.050 BSC					
R1	0.030	0.040				





Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Motorola data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and **Wotorola**, Inc. is an Equal Opportunity/Affirmative Action Employer.

How to reach us:

USA/EUROPE/Locations Not Listed: Motorola Literature Distribution; P.O. Box 5405, Denver, Colorado, 80217. 1-303-675-2140 or 1-800-441-2447

 Mfax™: RMFAX0@email.sps.mot.com
 - TOUCHTONE 1-602-244-6609

 Motorola Fax Back System
 - US & Canada ONLY 1-800-774-1848

 - http://sps.motorola.com/mfax/

٥

HOME PAGE: http://motorola.com/sps/

Mfax is a trademark of Motorola, Inc.

JAPAN: Nippon Motorola Ltd.; SPD, Strategic Planning Office; 4-32-1, Nishi-Gotanda; Shinagawa-ku, Tokyo 141, Japan. 81-3-5487-8488

ASIA/PACIFIC: Motorola Semiconductors H.K. Ltd.; 8B Tai Ping Industrial Park, 51 Ting Kok Road, Tai Po, N.T., Hong Kong. 852-26629298

CUSTOMER FOCUS CENTER: 1-800-521-6274

