MM54HCT109/MM74HCT109 Dual J-K Flip-Flops with Preset and Clear

General Description

These high speed J-K FLIP-FLOPS utilize advanced silicongate CMOS technology. They possess the low power consumption and high noise immunity of standard CMOS integrated circuits, along with the ability to drive 10 LS-TTL leads

Each flip flop has independent J, \overline{K} , PRESET, CLEAR, and CLOCK inputs and Q and \overline{Q} outputs. These devices are edge sensitive to the clock input and change state on the positive going transition of the clock pulse. Clear and preset are independent of the clock and accomplished by a low logic level on the corresponding input.

The 54HCT/74HCT logic family is functionally as well as pin-out compatible with the standard 54LS/74LS logic family. All inputs are protected from damage due to static discharge by internal diode clamps to V_{CC} and ground.

MM54HCT/MM74HCT devices are intended to interface between TTL and NMOS components and standard CMOS devices. These parts are also plug-in replacements for LS-TTL devices and can be used to reduce power consumption in existing designs.

Features


- Typical propagation delay: 20 ns
- \blacksquare Low input current: 1 μ A maximum
- Low quiescent current: 40 µA maximum (74HCT Series)
- Output drive capability: 10 LS-TTL loads

Connection and Logic Diagrams

Function Table

| Inputs | | | | | Outputs | |
|--------|-----|-----|---|---|---------|-----------------|
| PR | CLR | CLK | J | K | Q | Q |
| L | Н | Χ | Χ | Χ | Н | L |
| Н | L | Χ | X | X | L | Н |
| L | L | Χ | X | X | H* | H* |
| Н | Н | 1 | L | L | L | Н |
| н | Н | 1 | Н | L | TOGGLE | |
| Н | Н | 1 | L | Н | Q0 | $\overline{Q}0$ |
| Н | Н | 1 | Н | Н | Н | L |
| Н | Н | L | X | X | Q0 | $\overline{Q}0$ |

Order Number MM54HCT109 or MM74HCT109



Absolute Maximum Ratings (Notes 1 & 2)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

| DC Input Voltage (V_{IN}) -1.5 to $V_{CC}+1$ | |
|--|--------|
| | \ E\ / |
| DC Output Voltage (V_{OUT}) -0.5 to $V_{CC}+0$ | J.SV |
| Clamp Diode Current (I_{IK} , I_{OK}) ± 20 | mΑ |
| DC Output Current, per pin (I _{OUT}) ±25 | mΑ |
| DC V_{CC} or GND Current, per pin (I_{CC}) ± 50 | mΑ |
| Storage Temperature Range (T_{STG}) -65° C to $+15^{\circ}$ | 60°C |

Power Dissipation (P_D)

(Note 3) 600 mW S.O. Package only 500 mW

Lead Temperature (T_L) (Soldering 10 seconds) 260°C

| Operating Conditions | | | | | | | |
|--|-----|----------|-------|--|--|--|--|
| | Min | Max | Units | | | | |
| Supply Voltage (V _{CC}) | 4.5 | 5.5 | V | | | | |
| DC Input or Output Voltage (V_{IN}, V_{OUT}) | 0 | V_{CC} | V | | | | |
| Operating Temp. Range (T _A) | | | | | | | |
| MM74HCT | -40 | +85 | °C | | | | |
| MM54HCT | -55 | +125 | °C | | | | |
| Input Rise or Fall Times | | | | | | | |
| (t_r, t_f) | | 500 | ns | | | | |

DC Electrical Characteristics $V_{CC} = 5V \pm 10\%$ (unless otherwise specified)

| Symbol | Parameter | Conditions | T _A =25°C | | 74HCT T _A = -40 to 85°C | 54HCT T _A = -55 to 125°C | Units | |
|-----------------|--------------------------------------|--|-------------------------------|--------------------------------------|---------------------------------------|--|-------------|--|
| | | | Тур | | Guaranteed Li | | | |
| V _{IH} | Minimum High Level Input Voltage | | | 2.0 | 2.0 | 2.0 | V | |
| V_{IL} | Maximum Low Level Input Voltage | | | 0.8 | 0.8 | 0.8 | V | |
| V _{OH} | Minimum High Level Output Voltage | $ \begin{aligned} & V_{\text{IN}} \! = \! V_{\text{IH}} \text{ or } V_{\text{IL}} \\ & I_{\text{OUT}} = 20 \ \mu\text{A} \\ & I_{\text{OUT}} = 4.0 \ \text{mA}, \ V_{\text{CC}} \! = \! 4.5 \text{V} \\ & I_{\text{OUT}} = 4.8 \ \text{mA}, \ V_{\text{CC}} \! = \! 5.5 \text{V} \end{aligned} $ | V _{CC} 4.2 5.2 | V _{CC} -0.1 3.98 4.98 | V _{CC} -0.1 3.84 4.84 | V _{CC} -0.1 3.7 4.7 | V V V | |
| V _{OL} | Maximum Low Level Voltage | $\begin{split} & \text{V}_{\text{IN}} \! = \! \text{V}_{\text{IH}} \text{or} \text{V}_{\text{IL}} \\ & \text{I}_{\text{OUT}} \! = \! 20 \mu\text{A} \\ & \text{I}_{\text{OUT}} \! = \! 4.0 \text{mA}, \text{V}_{\text{CC}} \! = \! 4.5 \text{V} \\ & \text{I}_{\text{OUT}} \! = \! 4.8 \text{mA}, \text{V}_{\text{CC}} \! = \! 5.5 \text{V} \end{split}$ | 0 0.2 0.2 | 0.1 0.26 0.26 | 0.1 0.33 0.33 | 0.1 0.4 0.4 | V V V | |
| I _{IN} | Maximum Input Current | V _{IN} =V _{CC} or GND, V _{IH} or V _{IL} | | ±0.1 | ± 1.0 | ±1.0 | μΑ | |
| Icc | Maximum Quiescent Supply Current | $V_{IN} = V_{CC}$ or GND $I_{OUT} = 0 \mu A$ | | 4.0 | 40 | 80 | μΑ | |
| | | V _{IN} = 2.4V or 0.5V (Note 4) | | 0.3 | 0.4 | 0.5 | mA | |

Note 1: Absolute Maximum Ratings are those values beyond which damage to the device may occur.

Note 2: Unless otherwise specified all voltages are referenced to ground.

Note 3: Power Dissipation temperature derating — plastic "N" package: -12 mW/°C from 65°C to 85°C; ceramic "J" package: -12 mW/°C from 100°C to 125°C.

Note 4: Measured per pin, all other inputs held at V_{CC} or GND.


AC Electrical Characteristics $v_{CC}\!=\!5\text{V},\,T_{A}\!=\!25^{\circ}\text{C},\,C_{L}\!=\!15\,\text{pF},\,t_{r}\!=\!t_{f}\!=\!6\,\text{ns}$

| Symbol | Parameter | Conditions | Тур | Guaranteed Limit | Units |
|-------------------------------------|---|------------|-----|---------------------|-------|
| f _{MAX} | Maximum Operating Frequency | | 50 | 30 | MHz |
| t _{PHL} , t _{PLH} | Maximum Propagation Delay from Clock to Q or $\overline{\mathbb{Q}}$ | | 18 | 30 | ns |
| t _{PHL} , t _{PLH} | Maximum Propagation Delay from Preset or Clear to Q or $\overline{\mathbb{Q}}$ | | 18 | 30 | ns |
| t _{REM} | Minimum Removal Time, Preset or Clear to Clock | | | 20 | ns |
| t _S | Minimum Setup Time J or \overline{K} Clock | | 10 | 20 | ns |
| t _H | $\begin{array}{c} \text{Minimum Hold Time} \\ \text{Clock to J or } \overline{K} \end{array}$ | | -3 | 0 | ns |
| t _W | Minimum Pulse Width Clock, Preset or Clear | | 8 | 16 | ns |

AC Electrical Characteristics $V_{CC} = 5.0V \pm 10\%$, $C_L = 50$ pF, $t_f = t_f = 6$ ns (unless otherwise specified)

| Symbol | Parameter | Conditions | T _A = | 25°C | 74HCT T _A = -40° to 85°C | 54HCT T _A = -55° to 125°C | Units |
|-------------------------------------|--|-----------------|------------------|------|--|---|-------|
| | | | Тур | | Guaranteed | Limits | |
| f _{MAX} | Maximum Operating Frequency | | | 27 | 22 | 18 | MHz |
| t _{PHL} , t _{PLH} | Maximum Propagation Delay from Clock to Q or Q | | 22 | 35 | 44 | 52 | ns |
| t _{PHL} , t _{PLH} | Maximum Propagation Delay from Preset or Clear to Q or Q | | 22 | 35 | 44 | 52 | ns |
| t _{REM} | Minimum Removal Time Preset or Clear to Clock | | | 20 | 25 | 30 | ns |
| ts | Minimum Setup Time J or K to Clock | | 10 | 20 | 25 | 30 | ns |
| t _H | Minimum Hold Time Clock to J or K | | -3 | 0 | 0 | 0 | ns |
| t _W | Minimum Pulse Width Clock, Preset or Clear | | | 16 | 20 | 24 | ns |
| t _r , t _f | Maximum Input Rise and Fall Time | | | 500 | 500 | 500 | ns |
| t _{THL} , t _{TLH} | Maximum Output Rise and Fall Time | | | 15 | 19 | 22 | ns |
| C _{PD} | Power Dissipation Capacitance (Note 5) | (per flip-flop) | 35 | | | | pF |
| C _{IN} | Maximum Input Capacitance | | 5 | 10 | 10 | 10 | pF |

Note 5: C_{PD} determines the no load dynamic power consumption, $P_D = C_{PD} \ V_{CC}^2 \ f + I_{CC} \ V_{CC}$, and the no load dynamic current consumption, $I_S = C_{PD} \ V_{CC} \ f + I_{CC}$.



LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

Order Number MM74HCT109N NS Package N16E

0.100 ± 0.010 (2.540 ± 0.254) TYP

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.

0.125 = 0.150 (3.175 = 3.810) 0.014 - 0.023 (0.356 - 0.584) TYP

> 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

(0.325 +0.040 -0.015

(8.255 +1.016) -0.381

N16E (REV F)



National Semiconductor

National Semiconducto Corporation 1111 West Bardin Road Arlington, TX 76017 Tel: 1(800) 272-9959 Fax: 1(800) 737-7018

National Semiconductor Europe

Fax: (+49) 0-180-530 85 86 Fax: (+49) U-18U-35U oo oo Email: onjwege tevm2.nsc.com Deutsch Tel: (+49) 0-180-530 85 85 English Tei: (+49) 0-180-532 78 32 Français Tei: (+49) 0-180-532 93 58 Italiano Tel: (+49) 0-180-534 16 80

National Semiconductor Hong Kong Ltd.
13th Floor, Straight Block,
Ocean Centre, 5 Canton Rd.

Tsimshatsui, Kowloon Hong Kong Tel: (852) 2737-1600 Fax: (852) 2736-9960

National Semiconductor

Japan Ltd.
Tel: 81-043-299-2309
Fax: 81-043-299-2408