

# MN3610H

## 2048-Bit High-Responsivity CCD Linear Image Sensor


### ■ Overview

The MN3610H is a 2048-pixel high sensitivity CCD linear image sensor combining photo-sites using low dark output floating photodiodes and CCD analog shift registers for read out. It provides large output at a high S/N ratio for visible light inputs over a wide range of wavelength.

### ■ Features

- 2048 floating photodiodes and n-channel buried type CCD shift registers for read out are integrated in a single chip.
- Use of photodiodes with a new structure has made the dark output voltage very low.
- All the input pulses can be driven by CMOS 5V-type logics.
- Has a smooth spectral characteristics that is close to the sensitivity of the human eye in the entire visible region.
- Large signal output of typically 2000mV at saturation can be obtained.
- Since a compensation output pin (DS) is provided in addition to the signal output pin (OS), it is possible to obtain a signal with a high S/N ratio by carrying out differential amplification of the OS and DS outputs.
- Operation with a single +12V positive power supply.


### ■ Pin Assignments



### ■ Application

- Graphic and character read out in fax machines, image scanners, etc.
- Measurement of position and dimensions of objects.

### ■ Block Diagram



■ Absolute Maximum Ratings (Ta=25°C, Vss=0V)

Parameter	Symbol	Rating	Unit
Power supply voltage	V <sub>DD</sub>	- 0.3 to +15	V
Input pin voltage	V <sub>I</sub>	- 0.3 to +15	V
Output pin voltage	V <sub>O</sub>	- 0.3 to +15	V
Operating temperature range	T <sub>opr</sub>	-25 to + 60	°C
Storage temperature range	T <sub>stg</sub>	-40 to +100	°C

■ Operating Conditions

- Voltage conditions (Ta=-25 to +60°C, Vss=0V)

Parameter	Symbol	Condition	min	typ	max	Unit
Power supply voltage	V <sub>DD</sub>		11.4	12.0	13.0	V
CCD shift register clock High level	V <sub>σH</sub>		4.5	5.0	5.5	V
CCD shift register clock Low level	V <sub>σL</sub>		0	0.2	0.5	V
Shift gate clock High level	V <sub>SH</sub>		4.5	5.0	5.5	V
Shift gate clock Low level	V <sub>SL</sub>		0	0.2	0.5	V
Reset gate clock High level	V <sub>RH</sub>		4.5	5.0	5.5	V
Reset gate clock Low level	V <sub>RL</sub>		0	0.2	0.5	V

- Timing conditions (Ta=-20 to +60°C)

Parameter	Symbol	Condition	min	typ	max	Unit
Shift register clock frequency	f <sub>C</sub>	f <sub>C</sub> = 1/2T	—	0.5	2.5	MHz
Reset clock frequency	f <sub>R</sub>	See drive timing diagram. f <sub>R</sub> = 1/T	—	1.0	5.0	MHz
Shift register clock rise time	t <sub>Cr</sub>		0	50	100	ns
Shift register clock fall time	t <sub>Cf</sub>		0	50	100	ns
Shift clock rise time	t <sub>Sr</sub>		0	50	100	ns
Shift clock fall time	t <sub>Sf</sub>		0	50	100	ns
Shift clock set up time	t <sub>Ss</sub>		0	100	—	ns
Shift clock pulse width	t <sub>Sw</sub>		200	1000	—	ns
Shift clock hold time	t <sub>Sh</sub>		0	100	—	ns
Reset clock rise time	t <sub>Rr</sub>		0	15	30	ns
Reset clock fall time	t <sub>Rf</sub>		0	15	30	ns
Reset clock pulse width	t <sub>Rw</sub>		40	250	—	ns
Reset clock hold time	t <sub>Rh</sub>		100	125	—	ns

■ Electrical Characteristics

- Clock input capacitance (Ta=-25 to +60°C)

Parameter	Symbol	Condition	min	typ	max	Unit
Shift register clock input capacitance	C <sub>1A</sub> , C <sub>2A</sub>	V <sub>IN</sub> = 12V f = 1MHz	—	450	500	pF
Shift register final stage clock input capacitance	C <sub>1B</sub> , C <sub>2B</sub>		—	15	20	pF
Reset clock input capacitance	C <sub>R</sub>		—	10	20	pF
Shift clock input capacitance	C <sub>S</sub>		—	130	150	pF

- DC characteristics

Parameter	Symbol	Condition	min	typ	max	Unit
Power supply current	I <sub>DD</sub>	V <sub>DD</sub> = +12V	—	6	12	mA

- AC characteristics

Parameter	Symbol	Condition	min	typ	max	Unit
Signal output delay time	t <sub>OS</sub>		—	50	—	ns

■ Optical Characteristics

<Inspection conditions>

- Ta=25°C, V<sub>DD</sub>=12V, V<sub>OH</sub>=V<sub>SH</sub>=V<sub>RH</sub>=5V (pulse), f<sub>C</sub>=0.5MHz, f<sub>R</sub>=1MHz, T<sub>int</sub> (accumulation time)=10ms
- Light source: Daylight type fluorescent lamp
- Optical system: A slit with an aperture dimensions of 20mm × 20mm is used at a distance of 200mm from the sensor (equivalent to F=10).
- Load resistance = 100k Ohms
- These specifications apply to the 2048 valid pixels excluding the dummy pixels D1 to D6.

Parameter	Symbol	Condition	min	typ	max	Unit
Responsivity	R		10.0	12.0	14.0	V/lx·s
Photo response non-uniformity	PRNU	Note 1	—	—	10	%
Odd/even bit non-uniformity	O/E	Note 2	—	—	3	%
Saturation output voltage	V <sub>SAT</sub>	Note 3	1.5	2.0	—	V
Saturation exposure	SE	Note 3	0.10	0.17	—	lx·s
Dark signal output voltage	V <sub>DRK</sub>	Dark condition, see Note 4	—	0.4	1.0	mV
Dark signal output non-uniformity	DSNU	Dark condition, see Note 4	—	0.2	2.0	mV
Shift register total transfer efficiency	STTE		92	—	—	%
Output impedance	Z <sub>O</sub>		—	—	1	kΩ
Dynamic range	DR	Note 5	—	5000	—	
Signal output pin DC level	V <sub>OS</sub>	Note 6	3.5	4.5	6.0	V
Compensation output pin DC level	V <sub>DS</sub>	Note 6	3.5	4.5	6.0	V
Signal and compensation output pin DC level difference	V <sub>OS</sub> - V <sub>DS</sub>	Note 6	—	20	100	mV

Note 1) The photo response non-uniformity (PRNU) is defined by the following equation, where X<sub>ave</sub> is the average output voltage of the 2048 valid pixels and Δx is the absolute value of the difference between X<sub>ave</sub> and the voltage of the maximum (or minimum) output pixel, when the surface of the photo-sites is illuminated with light having a uniform distribution over the entire surface.

$$PRNU = \frac{\Delta x}{X_{ave}} \times 100 (\%)$$

The incident light intensity shall be 50% of the standard saturation light intensity.

Note 2) The odd/even bit non-uniformity (O/E) is defined by the following equation, where X<sub>ave</sub> is the average output voltage of the 2048 valid pixels and X<sub>n</sub> is the output voltage of the 'n'th pixel, when the surface of the photo-sites is illuminated with light having a uniform distribution over the entire surface.

$$O/E = \frac{\sum_{n=1}^{2047} |X_n - X_{n+1}|}{2047 \times X_{ave}} \times 100 (\%)$$

In other words, this is the value obtained by dividing the average of the output difference between the odd and even pixels by the average output voltage of all the valid pixels. The incident light intensity shall be 50% of the standard saturation light intensity.

Note 3) The Saturation output voltage (V<sub>SAT</sub>) is defined as the output voltage at the point when the linearity of the photoelectric characteristics cannot be maintained as the incident light intensity is increased. (The light intensity of exposure at this point is called the saturation exposure.)

Note 4) The dark signal output voltage (V<sub>DRK</sub>) is defined as the average output voltage of the 2048 pixels in the dark condition at Ta=25°C and T<sub>int</sub>=10ms. Normally, the dark output voltage doubles for every 8 to 10°C rise in Ta, and is proportional to T<sub>int</sub>.

The dark signal output non-uniformity (DSNU) is defined as the difference between the maximum output voltage among all the valid pixels and V<sub>DRK</sub> in the dark condition at Ta=25°C and T<sub>int</sub>=10ms.




Note 5) The dynamic range is defined by the following equation.

$$DR = \frac{V_{SAT}}{V_{DRK}}$$

Since the dark signal voltage is proportional to the accumulation time, the dynamic range becomes wider when the accumulation time is shorter.

Note 6) The signal output pin DC level ( $V_{OS}$ ) and the compensation output pin DC level ( $V_{DS}$ ) are the voltage values shown in the following figure.



■ Pin Descriptions

Pin No.	Symbol	Pin name	Condition
1	OS	Signal output	
2	DS	Compensation output	
3	$V_{DD}$	Power supply	
4	$\phi_R$	Reset clock	
5	$\phi_{1B}$	CCD Final stage clock (Phase 1)	
6	$\phi_{1A}$	CCD Clock (Phase 1)	
7	NC	Non connection	
8	NC	Non connection	
9	NC	Non connection	
10	NC	Non connection	
11	NC	Non connection	
12	NC	Non connection	
13	NC	Non connection	
14	NC	Non connection	
15	NC	Non connection	
16	NC	Non connection	
17	NC	Non connection	
18	NC	Non connection	
19	$\phi_{2A}$	CCD Clock (Phase 2)	
20	$\phi_{2B}$	CCD Final stage clock (Phase 2)	
21	$\phi_{SG}$	Shift gate clock	
22	$V_{SS}$	Ground	

Note) Connect all NC pins externally to  $V_{SS}$ .

■ Construction of the Image Sensor

The MN3610H can be made up of the three sections of—a) photo detector region, b) CCD transfer region (shift register), and c) output region.

a) Photo detector region

- The photoelectric conversion device consists of an 11 $\mu$ m floating photodiode and a 3 $\mu$ m channel stopper for each pixel, and 2048 of these devices are linearly arranged side by side at a pitch of 14 $\mu$ m.
- The photo detector's windows are 14 $\mu$ m  $\times$  14 $\mu$ m squares and light incident on areas other than these windows is optically shut out.
- The photo detector is provided with 52 optically shielded pixels (black dummy pixels) which serve as the black reference.

b) CCD Transfer region (shift register)

- The light output that has been photoelectrically converted is

transferred to the CCD transfer for each odd and even pixel at the timing of the shift clock ( $\phi_{SG}$ ). The optical signal electric charge transferred to this analog shift register is successively transferred out and guided to the output region.


- A buried type CCD that can be driven by a two phase clock ( $\phi_1, \phi_2$ ) is used for the analog shift register.

c) Output region


- The signal charge that is transferred to the output region is sent to the detector where impedance transformation is done using two source follower stages.
- The DC level component and the clock noise component not containing optical signals are output from the DS pin.
- By carrying out differential amplification of the two outputs OS and DS externally, it is possible to obtain an output signal with a high S/N ratio by reducing the clock noise, etc.

■ Timing Diagram

(1) I/O timing



(2) Drive timing



■ Graphs and Characteristics

Spectral Response Characteristics

