

# OKI semiconductor

## MSM58292B

### 5-DIGIT STATIC LCD DRIVER

#### GENERAL DESCRIPTION

The OKI MSM58292BGS is a 7-segment static LCD driver LSI which is fabricated by low power CMOS metal gate technology. This LSI consists of 32-bit shift register, 32-bit latch, 5 sets of 7-segment decoder and LCD drivers.

It receives the serial display data from the microcomputer etc, converts it to a parallel data, then output to the 7-segment LCD panel.

4

The input code for each digit is a 4-bit binary code. The input codes are decoded into digits 0 ~ 9 and alphabetic letters A ~ F, to display hexadecimal numbers. The expansion of display can be easily made by using another MSM58292BGS in cascade connection.


The MSM58292BGS can directly drive the LCD panel, as the AC driving circuit is integrated on the chip.

#### FEATURES


- 5 digit 7-segment LCD display
- Serial input from the microcomputer etc.
- Expansion of display by cascade connection
- Supply voltage: 4 ~ 7V
- 56 pin (s) plastic QFP (QFP56-P-910)
- 56 pin (s) plastic QFP (QFP56-P-910-K)

#### PIN CONFIGURATION

(Top view) 56 pin (s) plastic QFP



BLOCK DIAGRAM



4

**ABSOLUTE MAXIMUM RATINGS**

Parameter	Symbol	Condition	Limits	Unit
Supply voltage	$V_{DD}$	$T_a = 25^\circ\text{C}$	-0.3 ~ 7	V
Input voltage	$V_I$		-0.3 ~ $V_{DD}$	V
Storage temperature	$T_{stg}$	—	-55 ~ +150	$^\circ\text{C}$

**OPERATING RANGE**

4

Parameter	Symbol	Condition	Limits	Unit	
Supply voltage	$V_{DD}$	—	4 ~ 7	V	
Operating temperature	$T_{OP}$	—	-30 ~ +85	$^\circ\text{C}$	
Fan out	$\overline{\text{BI/RBO}}$	N	MOS load	1	—
	SERIAL OUT	N	MOS load	40	—
			TTL load	1	—

**DC CHARACTERISTICS**

( $V_{DD} = 5V \pm 5\%$ ,  $T_a = -30 \sim +85^\circ\text{C}$ )

Parameter	Symbol	Condition	MIN	TYP	MAX	Unit
"H" Input voltage	$V_{IH}$	—	3.6	—	—	V
"L" Input voltage <sup>6</sup>	$V_{IL}$	—	—	—	0.8 0.05	V
"H" Output voltage <sup>1</sup>	$V_{OH}$	$I_O = -5 \mu\text{A}$	4.95	—	—	V
"L" Output voltage <sup>1</sup>	$V_{OL}$	$I_O = 5 \mu\text{A}$	—	—	0.05	V
"H" Output voltage <sup>2</sup>	$V_{OH}$	$I_O = -40 \mu\text{A}$	4.2	—	—	V
"L" Output voltage <sup>2</sup>	$V_{OL}$	$I_O = 1.6\text{mA}$	—	—	0.4	V
"H" Output voltage <sup>3</sup>	$V_{OH}$	$I_O = -500 \mu\text{A}$	4.5	—	—	V
"L" Output voltage <sup>3</sup>	$V_{OL}$	$I_O = 500 \mu\text{A}$	—	—	0.5	V
"H" Output voltage <sup>4</sup>	$V_{OH}$	$I_O = -250 \mu\text{A}$	4.5	—	—	V
"L" Output voltage <sup>4</sup>	$V_{OL}$	$I_O = 250 \mu\text{A}$	—	—	0.5	V
Input current <sup>5</sup>	$I_{IH}/I_{IL}$	$V_I = V_{DD}/V_I = 0\text{V}$	—	—	1/-1	$\mu\text{A}$
Output current <sup>1</sup>	$I_{OH}/I_{OL}$	$V_O = 0\text{V}/V_O = V_{DD}$	-0.2/ 0.2	—	—	mA
Output current <sup>2</sup>	$I_{OH}/I_{OL}$	$V_O = 2.5\text{V}/V_O = 0.4\text{V}$	-0.2/ 1.6	—	—	mA
$\overline{\text{BI/RBO}}$ short-circuit current	$I_{OH}/I_{OL}$	$V_O = 0\text{V}/V_O = V_{DD}$	-10/ 10	—	-500/ 500	$\mu\text{A}$
Dynamic current consumption	$I_{DD}$	$f(\text{OSC}) = 360\text{Hz}$ no load	—	—	500	$\mu\text{A}$

**Note 1:** Applied to the output pins excluding the SERIAL OUT,  $\overline{\text{BI/RBO}}$ ,  $\overline{\text{COM}}$  and COM Pins.

**Note 2:** Applied to the SERIAL OUT pin.

**Note 3:** Applied to the COM pin.

**Note 4:** Applied to the COM pin.

**Note 5:** Applied to the input pins excluding the OSC pin.


**Note 6:** Applied to the  $\overline{\text{BI/RBO}}$  PIN.

### SWITCHING CHARACTERISTICS

( $V_{DD} = 5V$ ,  $T_a = 25^\circ C$ ,  $C_L = 15pF$ )

Parameter	Symbol	Condition	MIN	TYP	MAX	Unit
Propagation delay time (for a shift in the shift register)	$t_{PHL}$	—	—	—	1000	nS
	$t_{PLH}$	—	—	—	—	—
SERIAL OUT rise/fall time	$t_{THL}$	—	—	—	300	nS
	$t_{TLH}$	—	—	—	—	—
Maximum clock frequency	$f_{(CK)} \text{ max}$	—	1	—	—	MHz
Minimum clock pulse width	$t_{w(CK)}$	—	—	—	500	nS
Minimum load pulse width	$t_{w(L)}$	—	—	—	500	nS
Data setup time SERIAL IN → CLOCK	$t_{\text{setup}}^1$	—	—	—	250	nS
Data setup time SERIAL OUT → LOAD	$t_{\text{setup}}^2$	—	—	—	500	nS

4



FUNCTION TABLE

4

Hexadecimal digit	$\overline{\text{RBI}}$	$\overline{\text{BI/RBO}}$	SEGMENT OUT (Note 1)							Display
			a	b	c	d	e	f	g	
*	*	L	L	L	L	L	L	L	L	(Note 3)
0	*	(Note 2)	L	L	L	L	L	L	L	(Note 4)
0	*	H	H	H	H	H	H	L	L	0
1	*	H	L	H	H	L	L	L	L	1
2	*	H	H	H	L	H	H	L	H	2
3	*	H	H	H	H	L	L	H	H	3
4	*	H	L	H	H	L	L	H	H	4
5	*	H	H	L	H	H	L	H	H	5
6	*	H	H	L	H	H	H	H	H	6
7	*	H	H	H	L	L	L	L	L	7
8	*	H	H	H	H	H	H	H	H	8
9	*	H	H	H	H	L	H	H	H	9
A	*	H	H	H	L	H	H	H	H	A
B	*	H	L	L	H	H	H	H	H	B
C	*	H	H	L	L	H	H	L	L	C
D	*	H	L	H	H	H	L	H	H	D
E	*	H	H	L	L	H	H	H	H	E
F	*	H	H	L	L	L	H	H	H	F

**Note 1:** The H indicates that the segment is displayed, and the L indicates that the segment is not displayed. The H is an antiphase output of the COM output, and the L is an in-phase output of the COM output.

**Note 2:** The  $\overline{\text{BI/RBO}}$  pin goes to low level only when the  $\overline{\text{RBI}}$  pin is at a low level and all the digit are 0 (the display is blank).

If the  $\overline{\text{BI/RBO}}$  pin is forcibly turned to high level, 0 at LSD is displayed.

**Note 3:** If the  $\overline{\text{BI/RBO}}$  pin is forcibly turned to low level, the LSD is made blank.

**Note 4:** If the  $\overline{\text{RBI}}$  pin is turned to low level, the display is placed in the leading zero blanking status, in which the contiguous 0s preceding the MSD are made blank.


## FUNCTIONAL DESCRIPTION

### ● SERIAL IN

The SERIAL IN pin is a shift register data input pin. The display data are input to this pin synchronized with the clock pulses. The data are input

in the order of blank data, flag data, decimal point data, then numeric data (beginning with the LSB) (positive logic).

< Data input procedure >



4

### ● SERIAL OUT

The SERIAL OUT pin is a shift register serial output pin. The data input to the SERIAL IN pin is output from this pin synchronized with the clock pulses, with a delay of the total bit count of the shift register (32 bits). This pin is used for extension of digit display capacity.

### ● $\overline{RBI}$

The  $\overline{RBI}$  PIN is an input pin for suppressing the display of leading 0s. When this pin is at high level, the leading 0s, if any, are displayed; when this pin is at a low level, contiguous 0s preceding the MSD are not displayed. The  $\overline{RBI}$  pin is connected to the decoder circuit for the MSD.  
Note: The  $DP_1$  through  $DP_5$  are not made blank.

### ● CLOCK

The CLOCK pin is a synchronizing pulse input pin used for data input to the shift register or data output from the shift register. The data is shifted at the rising edge (low to high) of each clock pulse. A Schmitt trigger circuit is employed as the CLOCK input circuit (the hysteresis is approximately 0.5V).

### ● $\overline{BI}/\overline{RBO}$

The  $\overline{BI}/\overline{RBO}$  pin is used for both input and output. As an input pin, the input level can forcibly be set to GND regardless of the output level, since the output resistance is treat.

### ● LOAD

The LOAD pin is an input pin for latching the shift register contents. When this pin is at high level, the shift register contents are transferred to the decoders, and when this pin is at low level, the last data to be transferred from the shift register when this pin was at high level is held, so that the display contents are not changed with the change of the shift register contents.

#### 1 For use as an output pin $\overline{RBO}$

When the  $\overline{RBI}$  pin is turned to GND level, if all the digits are 0s, the display is made blank and the  $\overline{RBO}$  pin is turned to GND level. if the  $\overline{RBI}$  pin is at VDD level or a number including some significant digits is displayed, the  $\overline{RBO}$  pin is turned to VDD level. If two MSM58592BGS chips are connected for extension of the digit display capacity, the  $\overline{RBO}$  pin of the first chip is connected to the  $\overline{RBI}$  pin of the second chip, which connects to the MSD of the second chip, so that all the contiguous 0s preceding the MSD are made blank.

2 For use as an input pin  $\overline{\text{BI}}$

The  $\overline{\text{BI}}$  pin is connected to the decoder circuit for the LSD. Therefore, if this pin is turned to GND level, only the LSD digit is made blank. Since this pin is also used as an output pin  $\overline{\text{ROB}}$ , some current indicated in the rating flows when this pin is set to GND level.

The  $\overline{\text{BI}}$  pin may be open when not used.

Note: The  $\text{DP}_1$  through  $\text{DP}_5$  are not made blank.

● SEGMENT OUT ( $a_1 - g_5$ ,  $\text{DP}_1 - \text{DP}_5$ ,  $F_1$ ,  $F_2$ )

The SEGMENT OUT pins are output pins for driving the seven segments of digits ( $a_1 - g_5$ ),

decimal points ( $\text{DP}_1 - \text{DP}_5$ ), and flags ( $F_1$  and  $F_2$ ) on the display device.


The seven segment outputs ( $a - g$ ) for each digit are used to display a digit 0-9 or an alphabetic letter A - F.

● OSC

The OSC pin is an input pin for a signal generator circuit which outputs AC signals required for driving a LCD panel. The oscillator starts to generate AC signals only by connecting a resistor and a capacitor to the OSC pin as shown in the figure below.

$f(\text{OSC}) = 360 \text{ Hz}$  when the  $V_{\text{DD}} = 5\text{V}$ ,  $C = 0.047\mu\text{F}$ , and  $R = 100\text{k}\Omega$

4



● COM,  $\overline{\text{COM}}$

The COM pin is an output pin for sending an anti-phase signal of the seven segment outputs required for AC-driving the LCD panel. The COM output drives the COMMON pin on the LCD panel.

The  $\overline{\text{COM}}$  pin is an output pin for sending an in-phase signal of the seven segment outputs (antiphase of the COM pin). This pin is not necessary in general display.

Both the COM and  $\overline{\text{COM}}$  pins output square waves whose frequency is one eighth of the oscillator output appearing at the OSC pin (with a duty factor of 50%).

● OUTPUT DISABLE

The OUTPUT DISABLE pin is an input pin for control of the COM pin. Setting this pin to high level places the COM pin in the normal status (the COM pin is used as an ordinary output pin), and setting this pin to low level makes the COM pin impedance high, so that the COM pin can be used as an input pin.

When two MSM58292BGS chips are interconnected in a cascade, the OUTPUT DISABLE pin of the second chip is set to low level and the COM pin is used as an input pin.

● **BLANK**

The BLANK pin is an input pin for making the display blank. Setting this pin to high level makes normal display, and setting this pin to low level makes the entire display blank.

● **Blanking a specific digit position**

Any given digit position of the 5 digit display can be made blank by setting the MSM58292BGS to ON. A specific digit position can be made blank by setting a bit of the shift register bits 28-32, as shown in the table below.

Shift register bit setting	Digit position which is made blank
Set bit 28 to 1	Digit position with segments a <sub>5</sub> – g <sub>5</sub> (MSD)
Set bit 29 to 1	Digit position with segments a <sub>4</sub> – g <sub>4</sub>
Set bit 30 to 1	Digit position with segments a <sub>3</sub> – g <sub>3</sub>
Set bit 31 to 1	Digit position with segments a <sub>2</sub> – g <sub>2</sub>
Set bit 32 to 1	Digit position with segments a <sub>1</sub> – g <sub>1</sub> (LSD)

4


● **Decimal points**

A digit position for which a decimal point has been specified is not subject to zero blanking even though that digit position contains the value 0. A decimal point can be used as a flag by setting the blank bit corresponding to that digit position to 1 to suppress the a – g segment display of that digit position (when the RBI pin is at low level).

● **Output circuit**

Each output pin consists of a CMOS FET, and the BI/RBO pin and SERIAL OUT pin output signals at high or low level.

The output pins for display (for segments, decimal points, and flags) output pulse signals which are antiphase of the COM pin output when displaying, and output pulse signals which are in-phase of the COM pin output when not displaying. The output pins for display can directly drive the LCD panel.






■ STATIC LCD DRIVER · MSM58292B ■

● APPLICATION CIRCUIT


I. 10 digit display (using two MSM58292BGSs, cascade connection)

4




Note:  $\overline{O.D}$  is the abbreviation of  $\overline{OUTPUT\ DISABLE}$ .

II. 5 digit display



Note:  $\overline{O.D}$  the abbreviation of  $\overline{OUTPUT\ DISABLE}$ .

● DATA INPUT EXAMPLE (FM 103.25 MHz)



Example of interconnection with LCD

