

- Low Supply-Voltage Range, 1.8 V to 3.6 V
- Ultralow-Power Consumption:
 - Active Mode: 280 μ A at 1 MHz, 2.2 V
 - Standby Mode: 1.1 μ A
 - Off Mode (RAM Retention): 0.1 μ A
- Five Power Saving Modes
- Wake-Up From Standby Mode in 6 μ s
- 16-Bit RISC Architecture, 125-ns Instruction Cycle Time
- 12-Bit A/D Converter With Internal Reference, Sample-and-Hold and Autoscan Feature
- 16-Bit Timer_B With Three[†] or Seven[‡] Capture/Compare-With-Shadow Registers
- 16-Bit Timer_A With Three Capture/Compare Registers
- On-Chip Comparator
- Serial Communication Interface (USART), Select Asynchronous UART or Synchronous SPI by Software:
 - Two USARTs (USART0, USART1) — MSP430x44x Devices
 - One USART (USART0) — MSP430x43x Devices
- Brownout Detector
- Supply Voltage Supervisor/Monitor With Programmable Level Detection
- Serial Onboard Programming, No External Programming Voltage Needed Programmable Code Protection by Security Fuse
- Integrated LCD Driver for Up to 160 Segments
- Family Members Include:
 - MSP430F435: 16KB+256B Flash Memory, 512B RAM
 - MSP430F436: 24KB+256B Flash Memory, 1KB RAM
 - MSP430F437: 32KB+256B Flash Memory, 1KB RAM
 - MSP430F447: 32KB+256B Flash Memory, 1KB RAM
 - MSP430F448: 48KB+256B Flash Memory, 2KB RAM
 - MSP430F449: 60KB+256B Flash Memory, 2KB RAM
- For Complete Module Descriptions, See The MSP430x4xx Family User's Guide, Literature Number SLAU056

[†] 'F435, 'F436, and 'F437 devices

[‡] 'F447, 'F448, and 'F449 devices

description

The Texas Instruments MSP430 family of ultralow power microcontrollers consist of several devices featuring different sets of peripherals targeted for various applications. The architecture, combined with five low power modes is optimized to achieve extended battery life in portable measurement applications. The device features a powerful 16-bit RISC CPU, 16-bit registers, and constant generators that attribute to maximum code efficiency. The digitally controlled oscillator (DCO) allows wake-up from low-power modes to active mode in less than 6 μ s.

The MSP430x43x and the MSP430x44x series are microcontroller configurations with two built-in 16-bit timers, a fast 12-bit A/D converter, one or two universal serial synchronous/asynchronous communication interfaces (USART), 48 I/O pins, and a liquid crystal driver (LCD) with up to 160 segments.

Typical applications include sensor systems that capture analog signals, convert them to digital values, and process and transmit the data to a host system, or process this data and displays it on a LCD panel. The timers make the configurations ideal for industrial control applications such as ripple counters, digital motor control, EE-meters, hand-held meters, etc. The hardware multiplier enhances the performance and offers a broad code and hardware-compatible family solution.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 2002 – 2003, Texas Instruments Incorporated


MSP430x43x, MSP430x44x MIXED SIGNAL MICROCONTROLLER

SLAS344C – JANUARY 2002 – REVISED MARCH2003

AVAILABLE OPTIONS

TA	PACKAGED DEVICES	
	PLASTIC 80-PIN QFP (PN)	PLASTIC 100-PIN QFP (PZ)
-40°C to 85°C	MSP430F435IPN MSP430F436IPN MSP430F437IPN	MSP430F435IPZ MSP430F436IPZ MSP430F437IPZ MSP430F447IPZ MSP430F448IPZ MSP430F449IPZ


pin designation, MSP430x435IPN, MSP430x436IPN, MSP430x437IPN



MSP430x43x, MSP430x44x MIXED SIGNAL MICROCONTROLLER

SLAS344C – JANUARY 2002 – REVISED MARCH2003

pin designation, MSP430x435IPZ, MSP430x436IPZ, MSP430x437IPZ




MSP430x43x, MSP430x44x MIXED SIGNAL MICROCONTROLLER

SLAS344C – JANUARY 2002 – REVISED MARCH2003

pin designation, MSP430x447IPZ, MSP430x448IPZ, MSP430x449IPZ


PZ PACKAGE
(TOP VIEW)




MSP430x43x, MSP430x44x MIXED SIGNAL MICROCONTROLLER

SLAS344C – JANUARY 2002 – REVISED MARCH 2003

MSP430x43x functional block diagrams



MSP430x44x functional block diagrams



MSP430x43x, MSP430x44x MIXED SIGNAL MICROCONTROLLER

SLAS344C – JANUARY 2002 – REVISED MARCH 2003

MSP430x43x Terminal Functions

TERMINAL						DESCRIPTION
PN NAME	NO.	I/O	PZ NAME	NO.	I/O	
DVCC1	1		DVCC1	1		Digital supply voltage, positive terminal. Supplies all digital parts
P6.3/A3	2	I/O	P6.3/A3	2	I/O	General-purpose digital I/O, analog input a3—12-bit ADC
P6.4/A4	3	I/O	P6.4/A4	3	I/O	General-purpose digital I/O, analog input a4—12-bit ADC
P6.5/A5	4	I/O	P6.5/A5	4	I/O	General-purpose digital I/O, analog input a5—12-bit ADC
P6.6/A6	5	I/O	P6.6/A6	5	I/O	General-purpose digital I/O, analog input a6—12-bit ADC
P6.7/A7/SVSSin	6	I/O	P6.7/A7/SVSSin	6	I/O	General-purpose digital I/O, analog input a7—12-bit ADC, analog input to brownout, supply voltage supervisor
VREF+	7	O	VREF+	7	O	Output of positive terminal of the reference voltage in the ADC
XIN	8	I	XIN	8	I	Input port for crystal oscillator XT1. Standard or watch crystals can be connected.
XOUT/TCLK	9	I/O	XOUT/TCLK	9	I/O	Output terminal of crystal oscillator XT1 or test clock input
VeREF+	10	I	VeREF+	10	I	Input for an external reference voltage to the ADC
VREF-/VeREF-	11	I	VREF-/VeREF-	11	I	Negative terminal for the ADC's reference voltage for both sources, the internal reference voltage, or an external applied reference voltage.
P5.1/S0	12	I/O	P5.1/S0	12	I/O	General-purpose I/O / LCD segment output 0
P5.0/S1	13	I/O	P5.0/S1	13	I/O	General-purpose I/O / LCD segment output 1
P4.7/S2	14	I/O	S2	14	O	General-purpose I/O / LCD segment output 2
P4.6/S3	15	I/O	S3	15	O	General-purpose I/O / LCD segment output 3
P4.5/S4	16	I/O	S4	16	O	General-purpose I/O / LCD segment output 4
P4.4/S5	17	I/O	S5	17	O	General-purpose I/O / LCD segment output 5
P4.3/S6	18	I/O	S6	18	O	General-purpose I/O / LCD segment output 6
P4.2/S7	19	I/O	S7	19	O	General-purpose I/O / LCD segment output 7
P4.1/S8	20	I/O	S8	20	O	General-purpose I/O / LCD segment output 8
P4.0/S9	21	I/O	S9	21	O	General-purpose I/O / LCD segment output 9
S10	22	O	S10	22	O	LCD segment output 10
S11	23	O	S11	23	O	LCD segment output 11
S12	24	O	S12	24	O	LCD segment output 12
S13	25	O	S13	25	O	LCD segment output 13
S14	26	O	S14	26	O	LCD segment output 14
S15	27	O	S15	27	O	LCD segment output 15
S16	28	O	S16	28	O	LCD segment output 16
S17	29	O	S17	29	O	LCD segment output 17
P2.7/ADC12CLK/ S18	30	I/O	S18	30	O	General-purpose digital I/O / conversion clock—12-bit ADC LCD segment output 18
P2.6/CAOUT/S19	31	I/O	S19	31	O	General-purpose digital I/O / Comparator_A output / LCD segment output 19
S20	32	O	S20	32	O	LCD segment output 20
S21	33	O	S21	33	O	LCD segment output 21
S22	34	O	S22	34	O	LCD segment output 22
S23	35	O	S23	35	O	LCD segment output 23
P3.7/S24	36	I/O	S24	36	O	General-purpose digital I/O / LCD segment output 24
P3.6/S25	37	I/O	S25	37	O	General-purpose digital I/O / LCD segment output 25
P3.5/S26	38	I/O	S26	38	O	General-purpose digital I/O / LCD segment output 26
P3.4/S27	39	I/O	S27	39	O	General-purpose digital I/O / LCD segment output 27



MSP430x43x, MSP430x44x MIXED SIGNAL MICROCONTROLLER

SLAS344C – JANUARY 2002 – REVISED MARCH2003

MSP430x43x Terminal Functions (Continued)

TERMINAL					DESCRIPTION	
PN NAME	NO.	I/O	PZ NAME	NO.		I/O
P3.3/UCLK0/S28	40	I/O	S28	40	O	General-purpose digital I/O / ext. clock i/p—USART0/UART or SPI mode, clock o/p—USART0/SPI mode / LCD segment output 28
P3.2/SOMI0/S29	41	I/O	S29	41	O	General-purpose digital I/O / slave out/master in of USART0/SPI mode / LCD segment output 29
P3.1/SIMO0/S30	42	I/O	S30	42	O	General-purpose digital I/O / slave out/master out of USART0/SPI mode / LCD segment output 30
P3.0/STE0/S31	43	I/O	S31	43	O	General-purpose digital I/O / slave transmit enable-USART0/SPI mode / LCD segment output 31
			S32	44	O	LCD segment output 32
			S33	45	O	LCD segment output 33
			P4.7/S34	46	I/O	General-purpose digital I/O / LCD segment output 34
			P4.6/S35	47	I/O	General-purpose digital I/O / LCD segment output 35
			P4.5/S36	48	I/O	General-purpose digital I/O / LCD segment output 36
			P4.4/S37	49	I/O	General-purpose digital I/O / LCD segment output 37
			P4.3/S38	50	I/O	General-purpose digital I/O / LCD segment output 38
			P4.2/S39	51	I/O	General-purpose digital I/O / LCD segment output 39
COM0	44	O	COM0	52	O	COM0–3 are used for LCD backplanes.
P5.2/COM1	45	I/O	P5.2/COM1	53	I/O	General-purpose digital I/O / common output, COM0–3 are used for LCD backplanes.
P5.3/COM2	46	I/O	P5.3/COM2	54	I/O	General-purpose digital I/O / common output, COM0–3 are used for LCD backplanes.
P5.4/COM3	47	I/O	P5.4/COM3	55	I/O	General-purpose digital I/O / common output, COM0–3 are used for LCD backplanes.
R03	48	I	R03	56	I	Input port of fourth positive (lowest) analog LCD level (V5)
P5.5/R13	49	I/O	P5.5/R13	57	I/O	General-purpose digital I/O / input port of third most positive analog LCD level (V4 or V3)
P5.6/R23	50	I/O	P5.6/R23	58	I/O	General-purpose digital I/O / input port of second most positive analog LCD level (V2)
P5.7/R33	51	I/O	P5.7/R33	59	I/O	General-purpose digital I/O / output port of most positive analog LCD level (V1)
DVCC2	52		DVCC2	60		
DVSS2	53		DVSS2	61		
			P4.1	62	I/O	General-purpose digital I/O
			P4.0	63	I/O	General-purpose digital I/O
			P3.7	64	I/O	General-purpose digital I/O
			P3.6	65	I/O	General-purpose digital I/O
			P3.5	66	I/O	General-purpose digital I/O
			P3.4	67	I/O	General-purpose digital I/O
			P3.3/UCLK0	68	I/O	General-purpose digital I/O / external clock input—USART0/UART or SPI mode, clock output—USART0/SPI mode
			P3.2/SOMI0	69	I/O	General-purpose digital I/O / slave out/master in of USART0/SPI mode
			P3.1/SIMO0	70	I/O	General-purpose digital I/O / slave in/master out of USART0/SPI mode
			P3.0/STE0	71	I/O	General-purpose digital I/O / slave transmit enable USART0/SPI mode
			P2.7/ADC12CLK	72	I/O	General-purpose digital I/O / conversion clock—12-bit ADC
			P2.6/CAOUT	73	I/O	General-purpose digital I/O / Comparator_A output
P2.5/URXD0	54	I/O	P2.5/URXD0	74	I/O	General-purpose digital I/O / receive data in—USART0/UART mode



MSP430x43x, MSP430x44x MIXED SIGNAL MICROCONTROLLER

SLAS344C – JANUARY 2002 – REVISED MARCH2003

MSP430x43x Terminal Functions (Continued)

TERMINAL						DESCRIPTION
PN NAME	NO.	I/O	PZ NAME	NO.	I/O	
P2.4/UTXD0	55	I/O	P2.4/UTXD0	75	I/O	General-purpose digital I/O / transmit data out—USART0/UART mode
P2.3/TB2	56	I/O	P2.3/TB2	76	I/O	General-purpose digital I/O / Timer_B3 CCR2. Capture: CCI2A/CCI2B input, compare: Out2 output
P2.2/TB1	57	I/O	P2.2/TB1	77	I/O	General-purpose digital I/O / Timer_B3 CCR1. Capture: CCI1A/CCI1B input, compare: Out1 output
P2.1/TB0	58	I/O	P2.1/TB0	78	I/O	General-purpose digital I/O / Timer_B3 CCR0. Capture: CCI0A/CCI0B input, compare: Out0 output
P2.0/TA2	59	I/O	P2.0/TA2	79	I/O	General-purpose digital I/O / Timer_A Capture: CCI2A input, compare: Out2 output
P1.7/CA1	60	I/O	P1.7/CA1	80	I/O	General-purpose digital I/O / Comparator_A input
P1.6/CA0	61	I/O	P1.6/CA0	81	I/O	General-purpose digital I/O / Comparator_A input
P1.5/TACLK/ ACLK	62	I/O	P1.5/TACLK/ ACLK	82	I/O	General-purpose digital I/O / Timer_A, clock signal TACLK input / ACLK output (divided by 1, 2, 4, or 8)
P1.4/TBCLK/ SMCLK	63	I/O	P1.4/TBCLK/ SMCLK	83	I/O	General-purpose digital I/O / input clock TBCLK—Timer_B3 / submain system clock SMCLK output
P1.3/TBOUTH/ SVSOUT	64	I/O	P1.3/TBOUTH/ SVSOUT	84	I/O	General-purpose digital I/O / switch all PWM digital output ports to high impedance—Timer_B3 TB0 to TB2 / SVS: output of SVS comparator
P1.2/TA1	65	I/O	P1.2/TA1	85	I/O	General-purpose digital I/O / Timer_A, Capture: CCI1A, compare: Out1 output
P1.1/TA0/MCLK	66	I/O	P1.1/TA0/MCLK	86	I/O	General-purpose digital I/O / Timer_A. Capture: CCI0B / MCLK output. Note: TA0 is only an input on this pin.
P1.0/TA0	67	I/O	P1.0/TA0	87	I/O	General-purpose digital I/O / Timer_A. Capture: CCI0A input, compare: Out0 output
XT2OUT	68	O	XT2OUT	88	O	Output terminal of crystal oscillator XT2
XT2IN	69	I	XT2IN	89	I	Input port for crystal oscillator XT2. Only standard crystals can be connected.
TDO/TDI	70	I/O	TDO/TDI	90	I/O	Test data output port. TDO/TDI data output or programming data input terminal
TDI	71	I	TDI	91	I	Test data input. TDI is used as a data input port. The device protection fuse is connected to TDI.
TMS	72	I	TMS	92	I	Test mode select. TMS is used as an input port for device programming and test.
TCK	73	I	TCK	93	I	Test clock. TCK is the clock input port for device programming and test.
$\overline{\text{RST}}$ /NMI	74	I	$\overline{\text{RST}}$ /NMI	94	I	General-purpose digital I/O / reset input or nonmaskable interrupt input port
P6.0/A0	75	I/O	P6.0/A0	95	I/O	General-purpose digital I/O / analog input a0 – 12-bit ADC
P6.1/A1	76	I/O	P6.1/A1	96	I/O	General-purpose digital I/O / analog input a1 – 12-bit ADC
P6.2/A2	77	I/O	P6.2/A2	97	I/O	General-purpose digital I/O / analog input a2 – 12-bit ADC
AVSS	78		AVSS	98		Negative terminal that supplies SVS, brownout, oscillator, FLL+, comparator_A, port 1, and LCD resistive divider circuitry.
DVSS1	79		DVSS1	99		Digital supply voltage, negative terminal. Supplies all digital parts, except those which are supplied via AV _{CC} /AV _{SS} .
AVCC	80		AVCC	100		Positive terminal that supplies SVS, brownout, oscillator, FLL+, comparator_A, port 1, and LCD resistive divider circuitry; must not power up prior to DV _{CC1} /DV _{CC2} .



MSP430x43x, MSP430x44x MIXED SIGNAL MICROCONTROLLER

SLAS344C – JANUARY 2002 – REVISED MARCH 2003

MSP430x44x Terminal Functions

TERMINAL PN NAME	NO.	I/O	DESCRIPTION
DVCC1	1		Digital supply voltage, positive terminal. Supplies all digital parts
P6.3/A3	2	I/O	General-purpose digital I/O, analog input a3—12-bit ADC
P6.4/A4	3	I/O	General-purpose digital I/O, analog input a4—12-bit ADC
P6.5/A5	4	I/O	General-purpose digital I/O, analog input a5—12-bit ADC
P6.6/A6	5	I/O	General-purpose digital I/O, analog input a6—12-bit ADC
P6.7/A7/SVSin	6	I/O	General-purpose digital I/O, analog input a7—12-bit ADC, analog input to brownout, supply voltage supervisor
VREF+	7	O	Output of positive terminal of the reference voltage in the ADC
XIN	8	I	Input port for crystal oscillator XT1. Standard or watch crystals can be connected.
XOUT/TCLK	9	I/O	Output terminal of crystal oscillator XT1 or test clock input
VerEF+	10	I	Input for an external reference voltage to the ADC
VREF-/VerEF-	11	I	Negative terminal for the ADC's reference voltage for both sources, the internal reference voltage, or an external applied reference voltage
P5.1/S0	12	O	General-purpose digital I/O, LCD segment output 0
P5.0/S1	13	O	General-purpose digital I/O, LCD segment output 1
S2	14	O	LCD segment output 2
S3	15	O	LCD segment output 3
S4	16	O	LCD segment output 4
S5	17	O	LCD segment output 5
S6	18	O	LCD segment output 6
S7	19	O	LCD segment output 7
S8	20	O	LCD segment output 8
S9	21	O	LCD segment output 9
S10	22	O	LCD segment output 10
S11	23	O	LCD segment output 11
S12	24	O	LCD segment output 12
S13	25	O	LCD segment output 13
S14	26	O	LCD segment output 14
S15	27	O	LCD segment output 15
S16	28	O	LCD segment output 16
S17	29	O	LCD segment output 17
S18	30	O	LCD segment output 18
S19	31	O	LCD segment output 19
S20	32	O	LCD segment output 20
S21	33	O	LCD segment output 21
S22	34	O	LCD segment output 22
S23	35	O	LCD segment output 23
S24	36	O	LCD segment output 24
S25	37	O	LCD segment output 25
S26	38	O	LCD segment output 26
S27	39	O	LCD segment output 27
S28	40	O	LCD segment output 28

MSP430x43x, MSP430x44x MIXED SIGNAL MICROCONTROLLER

SLAS344C – JANUARY 2002 – REVISED MARCH2003

MSP430x44x Terminal Functions (Continued)

TERMINAL		I/O	DESCRIPTION
PN NAME	NO.		
S29	41	O	LCD segment output 29
S30	42	O	LCD segment output 30
S31	43	O	LCD segment output 31
S32	44	O	LCD segment output 32
S33	45	O	LCD segment output 33
P4.7/S34	46	I/O	General-purpose digital I/O / LCD segment output 34
P4.6/S35	47	I/O	General-purpose digital I/O / LCD segment output 35
P4.5/UCLK1/S36	48	I/O	General-purpose digital I/O / external clock input—USART1/UART or SPI mode, clock output—USART1/SPI MODE / LCD segment output 36
P4.4/SOMI1/S37	49	I/O	General-purpose digital I/O / slave out/master in of USART1/SPI mode / LCD segment output 37
P4.3/SIMO1/S38	50	I/O	General-purpose digital I/O / slave in/master out of USART1/SPI mode / LCD segment output 38
P4.2/STE1/S39	51	I/O	General-purpose digital I/O / slave transmit enable—USART1/SPI mode / LCD segment output 39
COM0	52	O	COM0–3 are used for LCD backplanes.
P5.2/COM1	53	I/O	General-purpose digital I/O / common output, COM0–3 are used for LCD backplanes.
P5.3/COM2	54	I/O	General-purpose digital I/O / common output, COM0–3 are used for LCD backplanes.
P5.4/COM3	55	I/O	General-purpose digital I/O / common output, COM0–3 are used for LCD backplanes.
R03	56	I	Input port of fourth positive (lowest) analog LCD level (V5)
P5.5/R13	57	I/O	General-purpose digital I/O / Input port of third most positive analog LCD level (V4 or V3)
P5.6/R23	58	I/O	General-purpose digital I/O / Input port of second most positive analog LCD level (V2)
P5.7/R33	59	I/O	General-purpose digital I/O / Output port of most positive analog LCD level (V1)
DVCC2	60		
DVSS2	61		
P4.1/URXD1	62	I/O	General-purpose digital I/O / receive data in—USART1/UART mode
P4.0/UTXD1	63	I/O	General-purpose digital I/O / transmit data out—USART1/UART mode
P3.7/TB6	64	I/O	General-purpose digital I/O / Timer_B7 CCR6 / Capture: CCI6A/CCI6B input, compare: Out6 output
P3.6/TB5	65	I/O	General-purpose digital I/O / Timer_B7 CCR5 / Capture: CCI5A/CCI5B input, compare: Out5 output
P3.5/TB4	66	I/O	General-purpose digital I/O / Timer_B7 CCR4 / Capture: CCI4A/CCI4B input, compare: Out4 output
P3.4/TB3	67	I/O	General-purpose digital I/O / Timer_B7 CCR3 / Capture: CCI3A/CCI3B input, compare: Out3 output
P3.3/UCLK0	68	I/O	General-purpose digital I/O / external clock input—USART0/UART or SPI mode, clock output—USART0/SPI mode
P3.2/SOMI0	69	I/O	General-purpose digital I/O / slave out/master in of USART0/SPI mode
P3.1/SIMO0	70	I/O	General-purpose digital I/O / slave in/master out of USART0/SPI mode
P3.0/STE0	71	I/O	General-purpose digital I/O / slave transmit enable—USART0/SPI mode
P2.7/ADC12CLK	72	I/O	General-purpose digital I/O / conversion clock—12-bit ADC
P2.6/CAOUT	73	I/O	General-purpose digital I/O / Comparator_A output
P2.5/URXD0	74	I/O	General-purpose digital I/O / receive data in—USART0/UART mode
P2.4/UTXD0	75	I/O	General-purpose digital I/O / transmit data out—USART0/UART mode
P2.3/TB2	76	I/O	General-purpose digital I/O / Timer_B7 CCR2. Capture: CCI2A/CCI2B input, compare: Out2 output
P2.2/TB1	77	I/O	General-purpose digital I/O / Timer_B7 CCR1. Capture: CCI1A/CCI1B input, compare: Out1 output
P2.1/TB0	78	I/O	General-purpose digital I/O / Timer_B7 CCR0. Capture: CCI0A/CCI0B input, compare: Out0 output
P2.0/TA2	79	I/O	General-purpose digital I/O / Timer_A Capture: CCI2A input, compare: Out2 output
P1.7/CA1	80	I/O	General-purpose digital I/O / Comparator_A input



MSP430x44x Terminal Functions (Continued)

TERMINAL		I/O	DESCRIPTION
PN NAME	NO.		
P1.6/CA0	81	I/O	General-purpose digital I/O / Comparator_A input
P1.5/TACLK/ ACLK	82	I/O	General-purpose digital I/O / Timer_A, clock signal TACLK input / ACLK output (divided by 1, 2, 4, or 8)
P1.4/TBCLK/ SMCLK	83	I/O	General-purpose digital I/O / input clock TBCLK—Timer_B7 / submain system clock SMCLK output
P1.3/TBOutH/ SVSOut	84	I/O	General-purpose digital I/O / switch all PWM digital output ports to high impedance—Timer_B7 TB0 to TB6 / SVS: output of SVS comparator
P1.2/TA1	85	I/O	General-purpose digital I/O / Timer_A, Capture: CCI1A, compare: Out1 output
P1.1/TA0/MCLK	86	I/O	General-purpose digital I/O / Timer_A, Capture: CCI0B / MCLK output. Note: TA0 is only an input on this pin.
P1.0/TA0	87	I/O	General-purpose digital I/O / Timer_A, Capture: CCI0A input, compare: Out0 output
XT2OUT	88	O	Output terminal of crystal oscillator XT2
XT2IN	89	I	Input port for crystal oscillator XT2. Only standard crystals can be connected.
TDO/TDI	90	I/O	Test data output port. TDO/TDI data output or programming data input terminal
TDI	91	I	Test data input. TDI is used as a data input port. The device protection fuse is connected to TDI.
TMS	92	I	Test mode select. TMS is used as an input port for device programming and test.
TCK	93	I	Test clock. TCK is the clock input port for device programming and test.
RST/NMI	94	I	Reset input or nonmaskable interrupt input port
P6.0/A0	95	I/O	General-purpose digital I/O, analog input a0—12-bit ADC
P6.1/A1	96	I/O	General-purpose digital I/O, analog input a1—12-bit ADC
P6.2/A2	97	I/O	General-purpose digital I/O, analog input a2—12-bit ADC
AVSS	98		Negative terminal that supplies SVS, brownout, oscillator, FLL+, comparator_A, port 1, and LCD resistive divider circuitry.
DVSS1	99		Digital supply voltage, negative terminal. Supplies all digital parts, except those which are supplied via AVCC/AVSS.
AVCC	100		Positive terminal that supplies SVS, brownout, oscillator, FLL+, comparator_A, port 1, and LCD resistive divider circuitry; must not power up prior to DVCC1/DVCC2.

MSP430x43x, MSP430x44x MIXED SIGNAL MICROCONTROLLER

SLAS344C – JANUARY 2002 – REVISED MARCH2003

short-form description

CPU

The MSP430 CPU has a 16-bit RISC architecture that is highly transparent to the application. All operations, other than program-flow instructions, are performed as register operations in conjunction with seven addressing modes for source operand and four addressing modes for destination operand.

The CPU is integrated with 16 registers that provide reduced instruction execution time. The register-to-register operation execution time is one cycle of the CPU clock.

Four of the registers, R0 to R3, are dedicated as program counter, stack pointer, status register, and constant generator respectively. The remaining registers are general-purpose registers.

Peripherals are connected to the CPU using data, address, and control buses, and can be handled with all instructions.

instruction set

The instruction set consists of 51 instructions with three formats and seven address modes. Each instruction can operate on word and byte data. Table 1 shows examples of the three types of instruction formats; the address modes are listed in Table 2.

Program Counter	PC/R0
Stack Pointer	SP/R1
Status Register	SR/CG1/R2
Constant Generator	CG2/R3
General-Purpose Register	R4
General-Purpose Register	R5
General-Purpose Register	R6
General-Purpose Register	R7
General-Purpose Register	R8
General-Purpose Register	R9
General-Purpose Register	R10
General-Purpose Register	R11
General-Purpose Register	R12
General-Purpose Register	R13
General-Purpose Register	R14
General-Purpose Register	R15

Table 1. Instruction Word Formats

Dual operands, source-destination	e.g. ADD R4,R5	R4 + R5 → R5
Single operands, destination only	e.g. CALL R8	PC → (TOS), R8 → PC
Relative jump, un/conditional	e.g. JNE	Jump-on-equal bit = 0

Table 2. Address Mode Descriptions

ADDRESS MODE	S	D	SYNTAX	EXAMPLE	OPERATION
Register	✓	✓	MOV Rs,Rd	MOV R10,R11	R10 → R11
Indexed	✓	✓	MOV X(Rn),Y(Rm)	MOV 2(R5),6(R6)	M(2+R5) → M(6+R6)
Symbolic (PC relative)	✓	✓	MOV EDE,TONI		M(EDE) → M(TONI)
Absolute	✓	✓	MOV and MEM, and TCDAT		M(MEM) → M(TCDAT)
Indirect	✓		MOV @Rn,Y(Rm)	MOV @R10,Tab(R6)	M(R10) → M(Tab+R6)
Indirect autoincrement	✓		MOV @Rn+,Rm	MOV @R10+,R11	M(R10) → R11 R10 + 2 → R10
Immediate	✓		MOV #X,TONI	MOV #45,TONI	#45 → M(TONI)

NOTE: S = source D = destination



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

operating modes

The MSP430 has one active mode and five software selectable low-power modes of operation. An interrupt event can wake up the device from any of the five low-power modes, service the request and restore back to the low-power mode on return from the interrupt program.

The following six operating modes can be configured by software:

- Active mode AM;
 - All clocks are active
- Low-power mode 0 (LPM0);
 - CPU is disabled
ACLK and SMCLK remain active. MCLK is disabled
FLL+ Loop control remains active
- Low-power mode 1 (LPM1);
 - CPU is disabled
FLL+ Loop control is disabled
ACLK and SMCLK remain active. MCLK is disabled
- Low-power mode 2 (LPM2);
 - CPU is disabled
MCLK and FLL+ loop control and DCOCLK are disabled
DCO's dc-generator remains enabled
ACLK remains active
- Low-power mode 3 (LPM3);
 - CPU is disabled
MCLK, FLL+ loop control, and DCOCLK are disabled
DCO's dc-generator is disabled
ACLK remains active
- Low-power mode 4 (LPM4);
 - CPU is disabled
ACLK is disabled
MCLK, FLL+ loop control, and DCOCLK are disabled
DCO's dc-generator is disabled
Crystal oscillator is stopped

MSP430x43x, MSP430x44x MIXED SIGNAL MICROCONTROLLER

SLAS344C – JANUARY 2002 – REVISED MARCH2003

interrupt vector addresses

The interrupt vectors and the power-up starting address are located in the address range 0FFFh – 0FFE0h. The vector contains the 16-bit address of the appropriate interrupt-handler instruction sequence.

Table 3. Interrupt Sources, Flags, and Vectors of 4xx Configurations

INTERRUPT SOURCE	INTERRUPT FLAG	SYSTEM INTERRUPT	WORD ADDRESS	PRIORITY
Power-Up External Reset Watchdog Flash Memory	WDTIFG KEYV (see Note 1)	Reset	0FFFEh	15, highest
NMI Oscillator Fault Flash Memory Access Violation	NMIIFG (see Notes 1 and 3) OFIFG (see Notes 1 and 3) ACCVIFG (see Notes 1 and 3)	(Non)maskable (Non)maskable (Non)maskable	0FFFCh	14
Timer_B7†	TBCCR0 CCIFG (see Note 2)	Maskable	0FFFAh	13
Timer_B7†	TBCCR1 to TBCCR6 CCIFGs TBIFG (see Notes 1 and 2)	Maskable	0FFF8h	12
Comparator_A	CAIFG	Maskable	0FFF6h	11
Watchdog Timer	WDTIFG	Maskable	0FFF4h	10
USART0 Receive	URXIFG0	Maskable	0FFF2h	9
USART0 Transmit	UTXIFG0	Maskable	0FFF0h	8
ADC12	ADC12IFG (see Notes 1 and 2)	Maskable	0FFEEh	7
Timer_A3	TACCR0 CCIFG (see Note 2)	Maskable	0FFECCh	6
Timer_A3	TACCR1 and TACCR2 CCIFGs, TAIFG (see Notes 1 and 2)	Maskable	0FFEAh	5
I/O Port P1 (Eight Flags)	P1IFG.0 (see Notes 1 and 2) To P1IFG.7 (see Notes 1 and 2)	Maskable	0FFE8h	4
USART1 Receive‡	URXIFG1	Maskable	0FFE6h	3
USART1 Transmit‡	UTXIFG1	Maskable	0FFE4h	2
I/O Port P2 (Eight Flags)	P2IFG.0 (see Notes 1 and 2) To P2IFG.7 (see Notes 1 and 2)	Maskable	0FFE2h	1
Basic Timer1	BTIFG	Maskable	0FFE0h	0, lowest

† '43x uses Timer_B3 with TBCCR0, 1 and 2 CCIFG flags, and TBIFG. '44x uses Timer_B7 with TBCCR0 CCIFG, TBCCR1 to TBCCR6 CCIFGs, and TBIFG

‡ USART1 is implemented in '44x only.


- NOTES:
- Multiple source flags
 - Interrupt flags are located in the module.
 - (Non)maskable: the individual interrupt-enable bit can disable an interrupt event, but the general-interrupt enable can not disable it.




special function registers

Most interrupt and module-enable bits are collected in the lowest address space. Special-function register bits not allocated to a functional purpose are not physically present in the device. This arrangement provides simple software access.

interrupt enable 1 and 2




- WDTIE: Watchdog-timer interrupt enable. Inactive if watchdog mode is selected. Active if watchdog timer is configured in interval timer mode.
- OFIE: Oscillator-fault-interrupt enable
- NMIIE: Nonmaskable-interrupt enable
- ACCVIE: Flash access violation interrupt enable
- URXIE0: USART0, UART, and SPI receive-interrupt enable
- UTXIE0: USART0, UART, and SPI transmit-interrupt enable




- URXIE1: USART1, UART, and SPI receive-interrupt enable (MSP430F44x devices only)
- UTXIE1: USART1, UART, and SPI transmit-interrupt enable (MSP430F44x devices only)
- BTIE: Basic timer interrupt enable

interrupt flag register 1 and 2



- WDTIFG: Set on watchdog timer overflow (in watchdog mode) or security key violation. Reset on V_{CC} power up or a reset condition at the \overline{RST}/NMI pin in reset mode.
- OFIFG: Flag set on oscillator fault
- NMIIFG: Set via \overline{RST}/NMI pin
- URXIFG0: USART0, UART, and SPI receive flag
- UTXIFG0: USART0, UART, and SPI transmit flag




- URXIFG1: USART1, UART, and SPI receive flag (MSP430F44x devices only)
- UTXIFG1: USART1, UART, and SPI transmit flag (MSP430F44x devices only)
- BTIFG: Basic timer flag


MSP430x43x, MSP430x44x MIXED SIGNAL MICROCONTROLLER

SLAS344C – JANUARY 2002 – REVISED MARCH2003

module enable registers 1 and 2



- URXE0: USART0, UART mode receive enable
- UTXE0: USART0, UART mode transmit enable
- USPIE0: USART0, SPI mode transmit and receive enable



- URXE1: USART1, UART mode receive enable (MSP430F44x devices only)
- UTXE1: USART1, UART mode transmit enable (MSP430F44x devices only)
- USPIE1: USART1, SPI mode transmit and receive enable (MSP430F44x devices only)

Legend: rw: Bit Can Be Read and Written
 rw-0: Bit Can Be Read and Written. It Is Reset by PUC.
 [Grey Box] SFR Bit Not Present in Device

memory organization

		MSP430F435	MSP430F436	MSP430F437 MSP430F447	MSP430F448	MSP430F449
Memory	Size	16KB	24KB	32KB	48KB	60KB
Main: interrupt vector	Flash	0FFFFh – 0FFE0h	0FFFFh – 0FFE0h	0FFFFh – 0FFE0h	0FFFFh – 0FFE0h	0FFFFh – 0FFE0h
Main: code memory	Flash	0FFFFh – 0C000h	0FFFFh – 0A000h	0FFFFh – 08000h	0FFFFh – 04000h	0FFFFh – 01100h
Information memory	Size	256 Byte	256 Byte	256 Byte	256 Byte	256 Byte
	Flash	010FFh – 01000h	010FFh – 01000h	010FFh – 01000h	010FFh – 01000h	010FFh – 01000h
Boot memory	Size	1KB	1KB	1KB	1KB	1KB
	ROM	0FFFh – 0C00h	0FFFh – 0C00h	0FFFh – 0C00h	0FFFh – 0C00h	0FFFh – 0C00h
RAM	Size	512 Byte	1KB	1KB	2KB	2KB
		03FFh – 0200h	05FFh – 0200h	05FFh – 0200h	09FFh – 0200h	09FFh – 0200h
Peripherals	16-bit	01FFh – 0100h	01FFh – 0100h	01FFh – 0100h	01FFh – 0100h	01FFh – 0100h
	8-bit	0FFh – 010h	0FFh – 010h	0FFh – 010h	0FFh – 010h	0FFh – 010h
	8-bit SFR	0Fh – 00h	0Fh – 00h	0Fh – 00h	0Fh – 00h	0Fh – 00h

bootstrap loader (BSL)

The MSP430 bootstrap loader (BSL) enables users to program the flash memory or RAM using a UART serial interface. Access to the MSP430 memory via the BSL is protected by user-defined password. For complete description of the features of the BSL and its implementation, see the Application report *Features of the MSP430 Bootstrap Loader*, Literature Number SLAA089.



MSP430x43x, MSP430x44x MIXED SIGNAL MICROCONTROLLER

SLAS344C – JANUARY 2002 – REVISED MARCH2003

oscillator and system clock

The clock system in the MSP430x43x and MSP43x44x family of devices is supported by the FLL+ module that includes support for a 32768-Hz watch crystal oscillator, an internal digitally-controlled oscillator (DCO) and a high frequency crystal oscillator. The FLL+ clock module is designed to meet the requirements of both low system cost and low-power consumption. The FLL+ features a digital frequency locked loop (FLL) hardware which in conjunction with a digital modulator stabilizes the DCO frequency to a programmable multiple of the watch crystal frequency. The internal DCO provides a fast turn-on clock source and stabilizes in less than 6 μ s. The FLL+ module provides the following clock signals:

- Auxiliary clock (ACLK), sourced from a 32768-Hz watch crystal or a high frequency crystal.
- Main clock (MCLK), the system clock used by the CPU.
- Sub-Main clock (SMCLK), the sub-system clock used by the peripheral modules.
- ACLK/n, the buffered output of ACLK, ACLK/2, ACLK/4, or ACLK/8.

brownout, supply voltage supervisor

The brownout circuit is implemented to provide the proper internal reset signal to the device during power on and power off. The supply voltage supervisor (SVS) circuitry detects if the supply voltage drops below a user selectable level and supports both supply voltage supervision (the device is automatically reset) and supply voltage monitoring (SVM, the device is not automatically reset).

The CPU begins code execution after the brownout circuit releases the device reset. However, V_{CC} may not have ramped to $V_{CC(min)}$ at that time. The user must insure the default FLL+ settings are not changed until V_{CC} reaches $V_{CC(min)}$. If desired, the SVS circuit can be used to determine when V_{CC} reaches $V_{CC(min)}$.

multiplication (MSP430x44x Only)

The multiplication operation is supported by a dedicated peripheral module. The module performs 16×16 , 16×8 , 8×16 , and 8×8 bit operations. The module is capable of supporting signed and unsigned multiplication as well as signed and unsigned multiply and accumulate operations. The result of an operation can be accessed immediately after the operands have been loaded into the peripheral registers. No additional clock cycles are required.

Basic Timer1

The Basic Timer1 has two independent 8-bit timers which can be cascaded to form a 16-bit timer/counter. Both timers can be read and written by software. The Basic Timer1 can be used to generate periodic interrupts and clock for the LCD module.

LCD drive

The LCD driver generates the segment and common signals required to drive an LCD display. The LCD controller has dedicated data memory to hold segment drive information. Common and segment signals are generated as defined by the mode. Static, 2-MUX, 3-MUX, and 4-MUX LCDs are supported by this peripheral.



Table 4. MSP430x43xIPN Terminal Function, Selected by Bits 5/6/7 in LCD Mode Control Register LCDM

TERMINAL		I/O	BITS 5/6/7 IN LCD MODE CONTROL REGISTER LCDM							
NAME	NO		000X XXXX	001X XXXX	010X XXX	011X XXXX	100X XXXX	101X XXXX	110X XXX	111X XXXX
P5.1/S0	12	I/O	P5.1					S0		
P5.0/S1	13	I/O	P5.0					S1		
P4.7/S2	14	I/O	P4.7					S2		
P4.6/S3	15	I/O	P4.6					S3		
P4.5/S4	16	I/O	P4.5					S4		
P4.4/S5	17	I/O	P4.4					S5		
P4.3/S6	18	I/O	P4.3					S6		
P4.2/S7	19	I/O	P4.2					S7		
P4.1/S8	20	I/O	P4.1					S8		
P4.0/S9	21	I/O	P4.0					S9		
S10–S17	22–29	O	S10–S17							
P2.7/ADC10CLK/S18	30	I/O	P2.7/ADC10CLK	P2.7/ADC10CLK				S18		
P2.6/CAOUT/S19	31	I/O	P2.6/CAOUT	P2.6/CAOUT				S19		
S20–S23	32–35	O	S20–S23							
P3.7/S24	36	I/O	P3.7	P3.7	P3.7	P3.7			S24	
P3.6/S25	37	I/O	P3.6	P3.6	P3.6	P3.6			S25	
P3.5/S26	38	I/O	P3.5	P3.5	P3.5	P3.5			S26	
P3.4/S27	39	I/O	P3.4	P3.4	P3.4	P3.4			S27	
P3.3/UCLK0/S28	40	I/O	P3.3/UCLK0	P3.3/UCLK0	P3.3/UCLK0	P3.3/UCLK0	P3.3/UCLK0		S28	
P3.2/SOMI0/S29	41	I/O	P3.2/SOMI0	P3.2/SOMI0	P3.2/SOMI0	P3.2/SOMI0	P3.2/SOMI0		S29	
P3.1/SIMO0/S30	42	I/O	P3.1/SIMO0	P3.1/SIMO0	P3.1/SIMO0	P3.1/SIMO0	P3.1/SIMO0		S30	
P3.0/STE0/S31	43	I/O	P3.0/STE0	P3.0/STE0	P3.0/STE0	P3.0/STE0	P3.0/STE0		S31	

Table 5. MSP430x43xIPZ Terminal Functions, Selected by Bits 5/6/7 in LCD Mode Control Register LCDM

TERMINAL		I/O	BITS 5/6/7 IN LCD MODE CONTROL REGISTER LCDM							
NAME	NO		000X XXXX	001X XXXX	010X XXX	011X XXXX	100X XXXX	101X XXXX	110X XXXX	111X XXXX
P5.1/S0	12	I/O	P5.1	S0						
P5.0/S1	13	I/O	P5.0	S1						
S2–S33	14–45	O	S2–S33							
P4.7/S34	46	I/O	P4.7	P4.7	P4.7	P4.7	P4.7	P4.7	S34	
P4.6/S35	47	I/O	P4.6	P4.6	P4.6	P4.6	P4.6	P4.6	S35	
P4.5/S36	48	I/O	P4.5	P4.5	P4.5	P4.5	P4.5	P4.5	P4.5	S36
P4.4/S36	48	I/O	P4.4	P4.4	P4.4	P4.4	P4.4	P4.4	P4.4	S37
P4.3/S36	48	I/O	P4.3	P4.3	P4.3	P4.3	P4.3	P4.3	P4.3	S38
P4.2/S36	48	I/O	P4.2	P4.2	P4.2	P4.2	P4.2	P4.2	P4.2	S39

Table 6. MSP430x44xIPZ Terminal Functions, Selected by Bits 5/6/7 in LCD Mode Control Register LCDM

TERMINAL		I/O	BITS 5/6/7 IN LCD MODE CONTROL REGISTER LCDM							
NAME	NO		000X XXXX	001X XXXX	010X XXX	011X XXXX	100X XXXX	101X XXXX	110X XXXX	111X XXXX
P5.1/S0	12	I/O	P5.1	S0						
P5.0/S1	13	I/O	P5.0	S1						
S2–S33	14–45	O	S2–S33							
P4.7/S34	46	I/O	P4.7	P4.7	P4.7	P4.7	P4.7	P4.7	S34	
P4.6/S35	47	I/O	P4.6	P4.6	P4.6	P4.6	P4.6	P4.6	S35	
P4.5/UCLK1/S36	48	I/O	P4.5/UCLK1	P4.5UCLK1	P4.5/UCLK1	P4.5/UCLK1	P4.5/UCLK1	P4.5/UCLK1	P4.5/UCLK1	S36
P4.4/SOMI1/S37	49	I/O	P4.4/SOMI1	P4.4/SOMI1	P4.4/SOMI1	P4.4/SOMI1	P4.4/SOMI1	P4.4/SOMI1	P4.4/SOMI1	S37
P4.3/SIMO1/S38	50	I/O	P4.3/SIMO1	P4.3/SIMO1	P4.3/SIMO1	P4.3/SIMO1	P4.3/SIMO1	P4.3/SIMO1	P4.3/SIMO1	S38
P4.2/STE1/S39	51	I/O	P4.2/STE1	P4.2/STE1	P4.2/STE1	P4.2/STE1	P4.2/STE1	P4.2/STE1	P4.2/STE1	S39

watchdog timer

The primary function of the watchdog timer (WDT) module is to perform a controlled system restart after a software problem occurs. If the selected time interval expires, a system reset is generated. If the watchdog function is not needed in an application, the module can be configured as an interval timer and can generate interrupts at selected time intervals.

USART0

The MSP430x43x and the MSP430x44x have one hardware universal synchronous/asynchronous receive transmit (USART0) peripheral module that is used for serial data communication. The USART supports synchronous SPI (3 or 4 pin) and asynchronous UART communication protocols, using double-buffered transmit and receive channels.

USART1 (MSP430x44x Only)

The MSP430x44x has a second hardware universal synchronous/asynchronous receive transmit (USART1) peripheral module that is used for serial data communication. The USART supports synchronous SPI (3 or 4 pin) and asynchronous UART communication protocols, using double-buffered transmit and receive channels. Operation of USART1 is identical to USART0.

timer_A3

Timer_A3 is a 16-bit timer/counter with three capture/compare registers. Timer_A3 can support multiple capture/compares, PWM outputs, and interval timing. Timer_A3 also has extensive interrupt capabilities. Interrupts may be generated from the counter on overflow conditions and from each of the capture/compare registers.

timer_B7 (MSP430x44x Only)

Timer_B7 is a 16-bit timer/counter with seven capture/compare registers. Timer_B7 can support multiple capture/compares, PWM outputs, and interval timing. Timer_B7 also has extensive interrupt capabilities. Interrupts may be generated from the counter on overflow conditions and from each of the capture/compare registers.

timer_B3 (MSP430x43x Only)

Timer_B3 is a 16-bit timer/counter with three capture/compare registers. Timer_B3 can support multiple capture/compares, PWM outputs, and interval timing. Timer_B3 also has extensive interrupt capabilities. Interrupts may be generated from the counter on overflow conditions and from each of the capture/compare registers.

comparator_A

The primary function of the comparator_A module is to support precision slope analog-to-digital conversions, battery-voltage supervision, and monitoring of external analog signals.

ADC12

The ADC12 module supports fast, 12-bit analog-to-digital conversions. The module implements a 12-bit SAR core, sample select control, reference generator and a 16 word conversion-and-control buffer. The conversion-and-control buffer allows up to 16 independent ADC samples to be converted and stored without any CPU intervention.

MSP430x43x, MSP430x44x MIXED SIGNAL MICROCONTROLLER

SLAS344B – JANUARY 2002 – REVISED OCTOBER 2002

peripheral file map

PERIPHERALS WITH WORD ACCESS			
Watchdog	Watchdog timer control	WDTCTL	0120h
Timer_B7 Timer_B3 (see Note 6)	Capture/compare register 6	TBCCR6	019Eh
	Capture/compare register 5	TBCCR5	019Ch
	Capture/compare register 4	TBCCR4	019Ah
	Capture/compare register 3	TBCCR3	0198h
	Capture/compare register 2	TBCCR2	0196h
	Capture/compare register 1	TBCCR1	0194h
	Capture/compare register 0	TBCCR0	0192h
	Timer_B register	TBR	0190h
	Capture/compare control 6	TBCCTL6	018Eh
	Capture/compare control 5	TBCCTL5	018Ch
	Capture/compare control 4	TBCCTL4	018Ah
	Capture/compare control 3	TBCCTL3	0188h
	Capture/compare control 2	TBCCTL2	0186h
	Capture/compare control 1	TBCCTL1	0184h
	Capture/compare control 0	TBCCTL0	0182h
	Timer_B control	TBCTL	0180h
	Timer_B interrupt vector	TBIV	011Eh
Timer_A3	Reserved		017Eh
	Reserved		017Ch
	Reserved		017Ah
	Reserved		0178h
	Capture/compare register 2	TACCR2	0176h
	Capture/compare register 1	TACCR1	0174h
	Capture/compare register 0	TACCR0	0172h
	Timer_A register	TAR	0170h
	Reserved		016Eh
	Reserved		016Ch
	Reserved		016Ah
	Reserved		0168h
	Capture/compare control 2	TACCTL2	0166h
	Capture/compare control 1	TACCTL1	0164h
	Capture/compare control 0	TACCTL0	0162h
	Timer_A control	TACTL	0160h
	Timer_A interrupt vector	TAIV	012Eh
Multiply (MSP430x44x only)	Sum extend	SUMEXT	013Eh
	Result high word	RESHI	013Ch
	Result low word	RESLO	013Ah
	Second operand	OP2	0138h
	Multiply signed + accumulate/operand1	MACS	0136h
	Multiply + accumulate/operand1	MAC	0134h
	Multiply signed/operand1	MPYS	0132h
	Multiply unsigned/operand1	MPY	0130h

NOTE 4: Timer_B7 in the MSP430x44x family has seven CCRs; Timer_B3 in the MSP430x43x family has three CCRs.



peripheral file map (continued)

PERIPHERALS WITH WORD ACCESS (CONTINUED)			
Flash	Flash control 3	FCTL3	012Ch
	Flash control 2	FCTL2	012Ah
	Flash control 1	FCTL1	0128h
ADC12	Conversion memory 15	ADC12MEM15	015Eh
	Conversion memory 14	ADC12MEM14	015Ch
	Conversion memory 13	ADC12MEM13	015Ah
	Conversion memory 12	ADC12MEM12	0158h
	Conversion memory 11	ADC12MEM11	0156h
	Conversion memory 10	ADC12MEM10	0154h
	Conversion memory 9	ADC12MEM9	0152h
	Conversion memory 8	ADC12MEM8	0150h
	Conversion memory 7	ADC12MEM7	014Eh
	Conversion memory 6	ADC12MEM6	014Ch
	Conversion memory 5	ADC12MEM5	014Ah
	Conversion memory 4	ADC12MEM4	0148h
	Conversion memory 3	ADC12MEM3	0146h
	Conversion memory 2	ADC12MEM2	0144h
	Conversion memory 1	ADC12MEM1	0142h
	Conversion memory 0	ADC12MEM0	0140h
	Interrupt-vector-word register	ADC12IV	01A8h
	Inerrupt-enable register	ADC12IE	01A6h
	Inerrupt-flag register	ADC12IFG	01A4h
	Control register 1	ADC12CTL1	01A2h
	Control register 0	ADC12CTL0	01A0h
	ADC memory-control register15	ADC12MCTL15	08Fh
	ADC memory-control register14	ADC12MCTL14	08Eh
	ADC memory-control register13	ADC12MCTL13	08Dh
	ADC memory-control register12	ADC12MCTL12	08Ch
	ADC memory-control register11	ADC12MCTL11	08Bh
	ADC memory-control register10	ADC12MCTL10	08Ah
	ADC memory-control register9	ADC12MCTL9	089h
	ADC memory-control register8	ADC12MCTL8	088h
	ADC memory-control register7	ADC12MCTL7	087h
	ADC memory-control register6	ADC12MCTL6	086h
	ADC memory-control register5	ADC12MCTL5	085h
	ADC memory-control register4	ADC12MCTL4	084h
	ADC memory-control register3	ADC12MCTL3	083h
ADC memory-control register2	ADC12MCTL2	082h	
ADC memory-control register1	ADC12MCTL1	081h	
ADC memory-control register0	ADC12MCTL0	080h	

MSP430x43x, MSP430x44x MIXED SIGNAL MICROCONTROLLER

SLAS344B – JANUARY 2002 – REVISED OCTOBER 2002

peripheral file map (continued)

PERIPHERALS WITH BYTE ACCESS			
LCD	LCD memory 20	LCDM20	0A4h
	:	:	:
	LCD memory 16	LCDM16	0A0h
	LCD memory 15	LCDM15	09Fh
	:	:	:
	LCD memory 1 LCD control and mode	LCDM1 LCDCTL	091h 090h
USART1 (Only in 'x44x')	Transmit buffer	U1TXBUF	07Fh
	Receive buffer	U1RXBUF	07Eh
	Baud rate	U1BR1	07Dh
	Baud rate	U1BR0	07Ch
	Modulation control	U1MCTL	07Bh
	Receive control	U1RCTL	07Ah
	Transmit control	U1TCTL	079h
	USART control	U1CTL	078h
USART0	Transmit buffer	U0TXBUF	077h
	Receive buffer	U0RXBUF	076h
	Baud rate	U0BR1	075h
	Baud rate	U0BR0	074h
	Modulation control	U0MCTL	073h
	Receive control	U0RCTL	072h
	Transmit control	U0TCTL	071h
	USART control	U0CTL	070h
Comparator_A	Comparator_A port disable	CAPD	05Bh
	Comparator_A control2	CACTL2	05Ah
	Comparator_A control1	CACTL1	059h
BrownOUT, SVS	SVS control register (Reset by brownout signal)	SVSCTL	056h
FLL+ Clock	FLL+ Control1	FLL_CTL1	054h
	FLL+ Control0	FLL_CTL0	053h
	System clock frequency control	SCFQCTL	052h
	System clock frequency integrator	SCFI1	051h
	System clock frequency integrator	SCFI0	050h
Basic Timer1	BT counter2	BTCNT2	047h
	BT counter1	BTCNT1	046h
	BT control	BTCTL	040h
Port P6	Port P6 selection	P6SEL	037h
	Port P6 direction	P6DIR	036h
	Port P6 output	P6OUT	035h
	Port P6 input	P6IN	034h
Port P5	Port P5 selection	P5SEL	033h
	Port P5 direction	P5DIR	032h
	Port P5 output	P5OUT	031h
	Port P5 input	P5IN	030h



peripheral file map (continued)

PERIPHERALS WITH BYTE ACCESS			
Port P4	Port P4 selection	P4SEL	01Fh
	Port P4 direction	P4DIR	01Eh
	Port P4 output	P4OUT	01Dh
	Port P4 input	P4IN	01Ch
Port P3	Port P3 selection	P3SEL	01Bh
	Port P3 direction	P3DIR	01Ah
	Port P3 output	P3OUT	019h
	Port P3 input	P3IN	018h
Port P2	Port P2 selection	P2SEL	02Eh
	Port P2 interrupt enable	P2IE	02Dh
	Port P2 interrupt-edge select	P2IES	02Ch
	Port P2 interrupt flag	P2IFG	02Bh
	Port P2 direction	P2DIR	02Ah
	Port P2 output	P2OUT	029h
	Port P2 input	P2IN	028h
Port P1	Port P1 selection	P1SEL	026h
	Port P1 interrupt enable	P1IE	025h
	Port P1 interrupt-edge select	P1IES	024h
	Port P1 interrupt flag	P1IFG	023h
	Port P1 direction	P1DIR	022h
	Port P1 output	P1OUT	021h
	Port P1 input	P1IN	020h
Special functions	SFR module enable2	ME2	005h
	SFR module enable1	ME1	004h
	SFR interrupt flag2	IFG2	003h
	SFR interrupt flag1	IFG1	002h
	SFR interrupt enable2	IE2	001h
	SFR interrupt enable1	IE1	000h

absolute maximum ratings over operating free-air temperature (unless otherwise noted)†

Voltage applied at V_{CC} to V_{SS}	–0.3 V to 4.1 V
Voltage applied to any pin (referenced to V_{SS})	–0.3 V to $V_{CC} + 0.3$ V
Diode current at any device terminal	± 2 mA
Storage temperature, T_{stg} : (unprogrammed device)	–55°C to 150°C
(programmed device)	–40°C to 85°C

† Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE: All voltages referenced to V_{SS} .

MSP430x43x, MSP430x44x MIXED SIGNAL MICROCONTROLLER

SLAS344B – JANUARY 2002 – REVISED OCTOBER 2002

recommended operating conditions

		MIN	NOM	MAX	UNITS	
Supply voltage during program execution, V_{CC} ($AV_{CC} = DV_{CC1} = DV_{CC2} = V_{CC}$)		MSP430F43x, MSP430F44x		1.8	3.6	V
Supply voltage during flash memory programming, V_{CC} ($AV_{CC} = DV_{CC1} = DV_{CC2} = V_{CC}$)		MSP430F43x, MSP430F44x		2.7	3.6	V
Supply voltage during program execution, SVS enabled (see Note 1), V_{CC} ($AV_{CC} = DV_{CC1} = DV_{CC2} = V_{CC}$)		MSP430F43x, MSP430F44x		2	3.6	V
Supply voltage, V_{SS} ($AV_{SS} = DV_{SS1} = DV_{SS2} = V_{SS}$)				0	0	V
Operating free-air temperature range, T_A		MSP430x43x MSP430x44x		-40	85	°C
LFXT1 crystal frequency, $f_{(LFXT1)}$ (see Note 2)	LF selected, $XTS_FLL=0$	Watch crystal		32.768		kHz
	XT1 selected, $XTS_FLL=1$	Ceramic resonator		450	8000	kHz
	XT1 selected, $XTS_FLL=1$	Crystal		1000	8000	kHz
XT2 crystal frequency, $f_{(XT2)}$	Ceramic resonator		450	8000	kHz	
	Crystal		1000	8000		
Processor frequency (signal MCLK), $f_{(System)}$	$V_{CC} = 1.8\text{ V}$		DC	4.15	MHz	
	$V_{CC} = 3.6\text{ V}$		DC	8		
Flash-timing-generator frequency, $f_{(FTG)}$		MSP430F43x, MSP430F44x		257	476	kHz
Cumulative program time, $t_{(CPT)}$ (see Note 3)		$V_{CC} = 2.7\text{ V}/3.6\text{ V}$ MSP430F43x MSP430F44x		3		ms
Mass erase time, $t_{(MEras)}$ (See the <i>flash memory, timing generator, control register FCTL2</i> section and Note 4)		$V_{CC} = 2.7\text{ V}/3.6\text{ V}$		200		ms
Low-level input voltage (TCK, TMS, TDI, RST/NMI), V_{IL} (excluding X_{in} , X_{out})		$V_{CC} = 2.2\text{ V}/3\text{ V}$		V_{SS}	$V_{SS} + 0.6$	V
High-level input voltage (TCK, TMS, TDI, RST/NMI), V_{IH} (excluding X_{in} , X_{out})		$V_{CC} = 2.2\text{ V}/3\text{ V}$		$0.8 \times V_{CC}$	V_{CC}	V
Input levels at X_{in} and X_{out}	$V_{IL}(X_{in}, X_{out})$	$V_{CC} = 2.2\text{ V}/3\text{ V}$		V_{SS}	$0.2 \times V_{CC}$	V
	$V_{IH}(X_{in}, X_{out})$			$0.8 \times V_{CC}$	V_{CC}	

- NOTES: 1. The minimum operating supply voltage is defined according to the trip point where POR is going active by decreasing the supply voltage. POR is going inactive when the supply voltage is raised above the minimum supply voltage plus the hysteresis of the SVS circuitry.
2. In LF mode, the LFXT1 oscillator requires a watch crystal. In XT1 mode, LFXT1 accepts a ceramic resonator or a crystal.
3. The cumulative program time must not be exceeded during a block-write operation. This parameter is only relevant if segment write option is used.
4. The mass erase duration generated by the flash timing generator is at least 11.1 ms. The cumulative mass erase time needed is 200 ms. This can be achieved by repeating the mass erase operation until the cumulative mass erase time is met (a minimum of 19 cycles may be required).



typical characteristics




Figure 1. Frequency vs Supply Voltage, MSP430F43x or MSP430F44x

electrical characteristics over recommended operating free-air temperature (unless otherwise noted)

supply current into AV_{CC} + DV_{CC} excluding external current

PARAMETER		TEST CONDITIONS		MIN	NOM	MAX	UNIT	
I _(AM)	Active mode, (see Note 1) f(MCLK) = f(SMCLK) = 1 MHz, f(ACLK) = 32,768 Hz XTS=0, SELM=(0,1)	F43x, F44x	T _A = -40°C to 85°C	V _{CC} = 2.2 V	280	350	μA	
				V _{CC} = 3 V	420	560		
I _(LPM0)	Low-power mode, (LPM0) (see Note 1)	F43x, F44x	T _A = -40°C to 85°C	V _{CC} = 2.2 V	32	45	μA	
				V _{CC} = 3 V	55	70		
I _(LPM2)	Low-power mode, (LPM2), f(MCLK) = f(SMCLK) = 0 MHz, f(ACLK) = 32,768 Hz, SCG0 = 0 (see Note 2)		T _A = -40°C to 85°C	V _{CC} = 2.2 V	11	14	μA	
				V _{CC} = 3 V	17	22		
I _(LPM3)	Low-power mode, (LPM3) f(MCLK) = f(SMCLK) = 0 MHz, f(ACLK) = 32,768 Hz, SCG0 = 1 (see Note 3)		T _A = -40°C to 85°C	V _{CC} = 2.2 V	T _A = -40°C	1	1.5	μA
					T _A = 25°C	1.1	1.5	
					T _A = 60°C	2	3	
					T _A = 85°C	3.5	6	
				V _{CC} = 3 V	T _A = -40°C	1.8	2.2	μA
					T _A = 25°C	1.6	1.9	
					T _A = 60°C	2.5	3.5	
					T _A = 85°C	4.2	7.5	
I _(LPM4)	Low-power mode, (LPM4) f(MCLK) = 0 MHz, f(SMCLK) = 0 MHz, f(ACLK) = 0 Hz, SCG0 = 1 (see Note 2)		T _A = -40°C to 85°C	V _{CC} = 2.2 V	T _A = -40°C	0.1	0.5	μA
					T _A = 25°C	0.1	0.5	
					T _A = 60°C	0.7	1.1	
					T _A = 85°C	1.7	3	
				V _{CC} = 3 V	T _A = -40°C	0.1	0.5	μA
					T _A = 25°C	0.1	0.5	
					T _A = 60°C	0.8	1.2	
					T _A = 85°C	1.9	3.5	

- NOTES:
1. Timer_B is clocked by f(DCOCLK) = 1 MHz. All inputs are tied to 0 V or to V_{CC}. Outputs do not source or sink any current.
 2. All inputs are tied to 0 V or to V_{CC}. Outputs do not source or sink any current.
 3. All inputs are tied to 0 V or to V_{CC}. Outputs do not source or sink any current. The current consumption in LPM3 is measured with active Basic Timer1 and LCD (ACLK selected). The current consumption of the Comparator_A and the SVS module are specified in the respective sections. The LPM3 currents are characterized with a KDS Daishinku DT-38 (6 pF) crystal and OSCCAP=1.

MSP430x43x, MSP430x44x MIXED SIGNAL MICROCONTROLLER

SLAS344B – JANUARY 2002 – REVISED OCTOBER 2002

electrical characteristics over recommended operating free-air temperature (unless otherwise noted) (continued)

Current consumption of active mode versus system frequency, F-version:

$$I_{(AM)} = I_{(AM)} [1 \text{ MHz}] \times f_{(\text{System})} [\text{MHz}]$$

Current consumption of active mode versus supply voltage, F-version:

$$I_{(AM)} = I_{(AM)} [3 \text{ V}] + 175 \mu\text{A/V} \times (V_{CC} - 3 \text{ V})$$

SCHMITT-trigger inputs – ports P1, P2, P3, P4, P5, and P6; $\overline{\text{RST/NMI}}$; JTAG: TCK, TMS, TDI, TDO

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
V _{IT+}	Positive-going input threshold voltage	V _{CC} = 2.2 V	1.1		1.5	V
		V _{CC} = 3 V	1.5		1.9	
V _{IT-}	Negative-going input threshold voltage	V _{CC} = 2.2 V	0.4		0.9	V
		V _{CC} = 3 V	0.9		1.3	
V _{hys}	Input voltage hysteresis (V _{IT+} – V _{IT-})	V _{CC} = 2.2 V	0.3		1.1	V
		V _{CC} = 3 V	0.5		1	

outputs – ports P1, P2, P3, P4, P5, and P6

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
V _{OH}	High-level output voltage	I _{OH(max)} = –1.5 mA, V _{CC} = 2.2 V, See Note 1	V _{CC} –0.25		V _{CC}	V
		I _{OH(max)} = –6 mA, V _{CC} = 2.2 V, See Note 2	V _{CC} –0.6		V _{CC}	
		I _{OH(max)} = –1.5 mA, V _{CC} = 3 V, See Note 1	V _{CC} –0.25		V _{CC}	
		I _{OH(max)} = –6 mA, V _{CC} = 3 V, See Note 2	V _{CC} –0.6		V _{CC}	
V _{OL}	Low-level output voltage	I _{OL(max)} = 1.5 mA, V _{CC} = 2.2 V, See Note 1	V _{SS}		V _{SS} +0.25	V
		I _{OL(max)} = 6 mA, V _{CC} = 2.2 V, See Note 2	V _{SS}		V _{SS} +0.6	
		I _{OL(max)} = 1.5 mA, V _{CC} = 3 V, See Note 1	V _{SS}		V _{SS} +0.25	
		I _{OL(max)} = 6 mA, V _{CC} = 3 V, See Note 2	V _{SS}		V _{SS} +0.6	

- NOTES: 1. The maximum total current, I_{OH(max)} and I_{OL(max)}, for all outputs combined, should not exceed ±12 mA to satisfy the maximum specified voltage drop.
 2. The maximum total current, I_{OH(max)} and I_{OL(max)}, for all outputs combined, should not exceed ±48 mA to satisfy the maximum specified voltage drop.

typical characteristics

TYPICAL LOW-LEVEL OUTPUT CURRENT
vs
LOW-LEVEL OUTPUT VOLTAGE




Figure 2

TYPICAL LOW-LEVEL OUTPUT CURRENT
vs
LOW-LEVEL OUTPUT VOLTAGE




Figure 3

TYPICAL HIGH-LEVEL OUTPUT CURRENT
vs
HIGH-LEVEL OUTPUT VOLTAGE




Figure 4

TYPICAL HIGH-LEVEL OUTPUT CURRENT
vs
HIGH-LEVEL OUTPUT VOLTAGE




Figure 5

MSP430x43x, MSP430x44x MIXED SIGNAL MICROCONTROLLER

SLAS344B – JANUARY 2002 – REVISED OCTOBER 2002

electrical characteristics over recommended operating free-air temperature (unless otherwise noted)

output frequency

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT		
f(Px.y)	(1 ≤ x ≤ 6, 0 ≤ y ≤ 7)	C _L = 20 pF, I _L = ±1.5 mA	V _{CC} = 2.2 V	DC		5	MHz		
			V _{CC} = 3 V	DC		7.5			
f(ACLK)	P1.1/TA0/MCLK, P1.5/TACLK/ ACLK P1.4/TBCLK/SMCLK	C _L = 20 pF	f(System)				MHz		
f(MCLK)									
f(SMCLK)									
t(Xdc)	Duty cycle of output frequency	P1.5/TACLK/ACLK, C _L = 20 pF V _{CC} = 2.2 V / 3 V	f(ACLK) = f(LFXT1) = f(XT1)	40%		60%			
			f(ACLK) = f(LFXT1) = f(LF)	30%		70%			
			f(ACLK) = f(LFXT1)	50%					
				P1.1/TA0/MCLK, C _L = 20 pF, V _{CC} = 2.2 V / 3 V	f(MCLK) = f(XT1)	40%		60%	
					f(MCLK) = f(DCOCLK)	50%– 15 ns	50%	50%+ 15 ns	
					f(SMCLK) = f(XT2)	40%		60%	
		P1.4/TBCLK/SMCLK, C _L = 20 pF, V _{CC} = 2.2 V / 3 V	f(SMCLK) = f(XT2)	40%		60%			
			f(SMCLK) = f(DCOCLK)	50%– 15 ns	50%	50%+ 15 ns			

inputs Px.x, TA_x, TB_x

PARAMETER		TEST CONDITIONS	V _{CC}	MIN	TYP	MAX	UNIT
t(int)	External interrupt timing	Port P1, P2: P1.x to P2.x, external trigger signal for the interrupt flag, (see Note 1)	2.2 V/3 V	1.5			cycle
			2.2 V	62			ns
			3 V	50			
t(cap)	Timer_A, Timer_B capture timing	TA0, TA1, TA2 (see Note 2)	2.2 V/3 V	1.5			cycle
			2.2 V	62			ns
		TB0, TB1, TB2, TB3, TB4, TB5, TB6 (see Note 3)	3 V	50			
f(TAext)	Timer_A, Timer_B clock frequency externally applied to pin	TACLK, TBCLK, INCLK: t(H) = t(L)	2.2 V			8	MHz
f(TBext)			3 V			10	
f(TAint)	Timer_A, Timer_B clock frequency	SMCLK or ACLK signal selected	2.2 V			8	MHz
f(BTAint)			3 V			10	

- NOTES: 1. The external signal sets the interrupt flag every time the minimum t_(int) cycle and time parameters are met. It may be set even with trigger signals shorter than t_(int). Both the cycle and timing specifications must be met to ensure the flag is set. t_(int) is measured in MCLK cycles.
2. The external capture signal triggers the capture event every time the minimum t_(cap) cycle and time parameters are met. A capture may be triggered with capture signals even shorter than t_(cap). Both the cycle and timing specifications must be met to ensure a correct capture of the 16-bit timer value and to ensure the flag is set.
3. Seven capture/compare registers in 'x44x and three capture/compare registers in 'x43x.

wake-up LPM3

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _d (LPM3)	Delay time	f = 1 MHz			6	μs
		f = 2 MHz	V _{CC} = 2.2 V/3 V		6	
		f = 3 MHz			6	



electrical characteristics over recommended operating free-air temperature (unless otherwise noted) (continued)

leakage current (see Notes 1 and 2)

PARAMETER		TEST CONDITIONS			MIN	TYP	MAX	UNIT
$I_{lkg}(P1.x)$	Leakage current	Port P1	Port 1: $V(P1.x)$	$V_{CC} = 2.2 V/3 V$			± 50	nA
$I_{lkg}(P6.x)$		Port P6	Port 6: $V(P6.x)$		± 50			

- NOTES: 1. The leakage current is measured with V_{SS} or V_{CC} applied to the corresponding pin(s), unless otherwise noted.
2. The port pin must be selected as input and there must be no optional pullup or pulldown resistor.

RAM

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V_{RAMh}	CPU halted (see Note 1)	1.6			V

NOTE 1: This parameter defines the minimum supply voltage when the data in program memory RAM remain unchanged. No program execution should take place during this supply voltage condition.

LCD

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
$V_{(33)}$	Analog voltage	Voltage at P5.7/R33	$V_{CC} = 3 V$	2.5		$V_{CC} + 0.2$	V
$V_{(23)}$		Voltage at P5.6/R23		$[V_{(33)} - V_{(03)}] \times 2/3 + V_{(03)}$			
$V_{(13)}$		Voltage at P5.5/R13		$[V_{(33)} - V_{(03)}] \times 1/3 + V_{(03)}$			
$V_{(33)} - V_{(03)}$		Voltage at R33 to R03		2.5	$V_{CC} + 0.2$		
$I_{(R03)}$	Input leakage	$R03 = V_{SS}$	No load at all segment and common lines, $V_{CC} = 3 V$			± 20	nA
$I_{(R13)}$		$P5.5/R13 = V_{CC}/3$			± 20		
$I_{(R23)}$		$P5.6/R23 = 2 \times V_{CC}/3$			± 20		
$V_{(Sxx0)}$	Segment line voltage	$I_{(Sxx)} = -3 \mu A,$	$V_{CC} = 3 V$	$V_{(03)}$		$V_{(03)} - 0.1$	V
$V_{(Sxx1)}$				$V_{(13)}$	$V_{(13)} - 0.1$		
$V_{(Sxx2)}$				$V_{(23)}$	$V_{(23)} - 0.1$		
$V_{(Sxx3)}$				$V_{(33)}$	$V_{(33)} + 0.1$		

MSP430x43x, MSP430x44x MIXED SIGNAL MICROCONTROLLER

SLAS344B – JANUARY 2002 – REVISED OCTOBER 2002

electrical characteristics over recommended operating free-air temperature (unless otherwise noted) (continued)

Comparator_A (see Note 1)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT	
I _(CC)		CAON=1, CARSEL=0, CAREF=0	V _{CC} = 2.2 V	25	40	μA	
			V _{CC} = 3 V	45	60		
I _(Refladder/RefDiode)		CAON=1, CARSEL=0, CAREF=1/2/3, No load at P2.3/CA0/TA1 and P2.4/CA1/TA2	V _{CC} = 2.2 V	30	50	μA	
			V _{CC} = 3 V	45	71		
V _(Ref025)	$\frac{\text{Voltage @ } 0.25 V_{CC} \text{ node}}{V_{CC}}$	PCA0=1, CARSEL=1, CAREF=1, No load at P2.3/CA0 and P2.4/CA1	V _{CC} = 2.2 V / 3 V			0.23 0.24 0.25	
V _(Ref050)	$\frac{\text{Voltage @ } 0.5 V_{CC} \text{ node}}{V_{CC}}$	PCA0=1, CARSEL=1, CAREF=2, No load at P2.3/CA0 and P2.4/CA1	V _{CC} = 2.2V / 3 V			0.47 0.48 0.5	
V _(RefVT)		PCA0=1, CARSEL=1, CAREF=3, No load at P2.3/CA0 and P2.4/CA1; T _A = 85°C	V _{CC} = 2.2 V	390	480	540	mV
			V _{CC} = 3 V	400	490	550	
V _{IC}	Common-mode input voltage range	CAON=1	V _{CC} = 2.2 V / 3 V			0 V _{CC} -1	V
V _p -V _s	Offset voltage	See Note 2	V _{CC} = 2.2 V / 3 V			-30 30	mV
V _{hys}	Input hysteresis	CAON = 1	V _{CC} = 2.2 V / 3 V			0 0.7 1.4	mV
t _(response LH)		T _A = 25°C, Overdrive 10 mV, without filter: CAF = 0	V _{CC} = 2.2 V	160	210	300	ns
			V _{CC} = 3 V	80	150	240	
		T _A = 25°C Overdrive 10 mV, with filter: CAF = 1	V _{CC} = 2.2 V	1.4	1.9	3.4	μs
			V _{CC} = 3 V	0.9	1.5	2.6	
t _(response HL)		T _A = 25°C Overdrive 10 mV, without filter: CAF = 0	V _{CC} = 2.2 V	130	210	300	ns
			V _{CC} = 3 V	80	150	240	
		T _A = 25°C, Overdrive 10 mV, with filter: CAF = 1	V _{CC} = 2.2 V	1.4	1.9	3.4	μs
			V _{CC} = 3 V	0.9	1.5	2.6	

- NOTES: 1. The leakage current for the Comparator_A terminals is identical to I_{lkg}(P_{x.x}) specification.
 2. The input offset voltage can be cancelled by using the CAEX bit to invert the Comparator_A inputs on successive measurements. The two successive measurements are then summed together.

typical characteristics




Figure 6. V_(RefVT) vs Temperature




Figure 7. V_(RefVT) vs Temperature




Figure 8. Block Diagram of Comparator_A Module




Figure 9. Overdrive Definition

MSP430x43x, MSP430x44x MIXED SIGNAL MICROCONTROLLER

SLAS344B – JANUARY 2002 – REVISED OCTOBER 2002

electrical characteristics over recommended operating free-air temperature (unless otherwise noted)

POR/brownout reset (BOR) (see Note 1)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$t_d(\text{BOR})$				2000	μs
$V_{\text{CC}}(\text{start})$	$dV_{\text{CC}}/dt \leq 3 \text{ V/s}$ (see Figure 10)		$0.7 \times V_{(\text{B_IT-})}$		V
$V_{(\text{B_IT-})}$	Brownout (see Note 2)			1.71	V
$V_{\text{hys}}(\text{B_IT-})$	$dV_{\text{CC}}/dt \leq 3 \text{ V/s}$ (see Figure 10)	70	130	180	mV
$t(\text{reset})$	Pulse length needed at RST/NMI pin to accepted reset internally, $V_{\text{CC}} = 2.2 \text{ V}/3 \text{ V}$	2			μs

- NOTES: 1. The current consumption of the brownout module is already included in the I_{CC} current consumption data. The voltage level $V_{(\text{B_IT-})} + V_{\text{hys}}(\text{B_IT-})$ is $\leq 1.8\text{V}$.
 2. During power up, the CPU begins code execution following a period of $t_d(\text{BOR})$ after $V_{\text{CC}} = V_{(\text{B_IT-})} + V_{\text{hys}}(\text{B_IT-})$. The default FLL+ settings must not be changed until $V_{\text{CC}} \geq V_{\text{CC}}(\text{min})$. See the *MSP430x4xx Family User's Guide (SLAU056)* for more information on the brownout/SVS circuit.

typical characteristics




Figure 10. POR/Brownout Reset (BOR) vs Supply Voltage





Figure 11. $V_{CC(min)}$ Level With a Square Voltage Drop to Generate a POR/Brownout Signal

typical characteristics




Figure 12. $V_{CC(min)}$ Level With a Triangle Voltage Drop to Generate a POR/Brownout Signal

electrical characteristics over recommended operating free-air temperature (unless otherwise noted)

SVS (supply voltage supervisor/monitor)

PARAMETER	TEST CONDITIONS	MIN	NOM	MAX	UNIT	
$t_{(SVSR)}$	$dV_{CC}/dt > 30$ V/ms (see Figure 13)	5		150	μ s	
	$dV_{CC}/dt \leq 30$ V/ms			2000	μ s	
$t_d(SV_{Son})$	SV _{Son} , switch from VLD=0 to VLD \neq 0, $V_{CC} = 3$ V	20		150	μ s	
t_{settle}	VLD \neq 0 [†]			12	μ s	
$V(SV_{Sstart})$	VLD \neq 0, $V_{CC}/dt \leq 3$ V/s (see Figure 13)		1.55	1.7	V	
$V_{hys}(B_{IT-})$	$V_{CC}/dt \leq 3$ V/s (see Figure 13)	VLD = 1	70	120	155	mV
		VLD = 2 .. 14	$V(SV_{S_IT-}) \times 0.004$		$V(SV_{S_IT-}) \times 0.008$	
	$V_{CC}/dt \leq 3$ V/s (see Figure 13), external voltage applied on A7	VLD = 15	4.4		10.4	mV
$V(SV_{S_IT-})$	$V_{CC}/dt \leq 3$ V/s (see Figure 13)	VLD = 1	1.8	1.9	2.05	V
		VLD = 2	1.94	2.1	2.25	
		VLD = 3	2.05	2.2	2.37	
		VLD = 4	2.14	2.3	2.48	
		VLD = 5	2.24	2.4	2.6	
		VLD = 6	2.33	2.5	2.71	
		VLD = 7	2.46	2.65	2.86	
		VLD = 8	2.58	2.8	3	
		VLD = 9	2.69	2.9	3.13	
		VLD = 10	2.83	3.05	3.29	
		VLD = 11	2.94	3.2	3.42	
		VLD = 12	3.11	3.35	3.61 [†]	
		VLD = 13	3.24	3.5	3.76 [†]	
	VLD = 14	3.43	3.7 [†]	3.99 [†]		
	$V_{CC}/dt \leq 3$ V/s (see Figure 13), external voltage applied on A7	VLD = 15	1.1	1.2	1.3	
$I_{CC}(SV_{S})$ (see Note 1)	VLD \neq 0, $V_{CC} = 2.2$ V/3 V		10	15	μ A	

[†] The recommended operating voltage range is limited to 3.6 V.

MSP430x43x, MSP430x44x MIXED SIGNAL MICROCONTROLLER

SLAS344B – JANUARY 2002 – REVISED OCTOBER 2002

† t_{settle} is the settling time that the comparator o/p needs to have a stable level after VLD is switched VLD \neq 0 to a different VLD value somewhere between 2 and 15. The overdrive is assumed to be > 50 mV.

NOTE 1: The current consumption of the SVS module is not included in the I_{CC} current consumption data.




Figure 13. SVS Reset (SVSR) vs Supply Voltage




Figure 14. V_{CC(min)} With a Square Voltage Drop and a Triangle Voltage Drop to Generate an SVS Signal

MSP430x43x, MSP430x44x MIXED SIGNAL MICROCONTROLLER

SLAS344B – JANUARY 2002 – REVISED OCTOBER 2002

electrical characteristics over recommended operating free-air temperature (unless otherwise noted)

DCO

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT			
f(DCOCLK)	N(DCO)=01E0h, FN_8=FN_4=FN_3=FN_2=0, D = 2, DCOPLUS= 0	V _{CC} = 2.2 V/3 V			1	MHz		
f(DCO2)	FN_8=FN_4=FN_3=FN_2=0, DCO+ = 1	V _{CC} = 2.2 V			0.3	0.65	1.25	MHz
		V _{CC} = 3 V			0.3	0.7	1.3	
f(DCO27)	FN_8=FN_4=FN_3=FN_2=0, DCO+ = 1, (see Note 1)	V _{CC} = 2.2 V			2.5	5.6	10.5	MHz
		V _{CC} = 3 V			2.7	6.1	11.3	
f(DCO2)	FN_8=FN_4=FN_3=0, FN_2=1; DCO+ = 1	V _{CC} = 2.2 V			0.7	1.3	2.3	MHz
		V _{CC} = 3 V			0.8	1.5	2.5	
f(DCO27)	FN_8=FN_4=FN_3=0, FN_2=1; DCO+ = 1, (see Note 1)	V _{CC} = 2.2 V			5.7	10.8	18	MHz
		V _{CC} = 3 V			6.5	12.1	20	
f(DCO2)	FN_8=FN_4=0, FN_3= 1, FN_2=x; DCO+ = 1	V _{CC} = 2.2 V			1.2	2	3	MHz
		V _{CC} = 3 V			1.3	2.2	3.5	
f(DCO27)	FN_8=FN_4=0, FN_3= 1, FN_2=x; DCO+ = 1, (see Note 1)	V _{CC} = 2.2 V			9	15.5	25	MHz
		V _{CC} = 3 V			10.3	17.9	28.5	
f(DCO2)	FN_8=0, FN_4= 1, FN_3= FN_2=x; DCO+ = 1	V _{CC} = 2.2 V			1.8	2.8	4.2	MHz
		V _{CC} = 3 V			2.1	3.4	5.2	
f(DCO27)	FN_8=0, FN_4=1, FN_3= FN_2=x; DCO+ = 1, (see Note 1)	V _{CC} = 2.2 V			13.5	21.5	33	MHz
		V _{CC} = 3 V			16	26.6	41	
f(DCO2)	FN_8=1, FN_4=FN_3=FN_2=x; DCO+ = 1	V _{CC} = 2.2 V			2.8	4.2	6.2	MHz
		V _{CC} = 3 V			4.2	6.3	9.2	
f(DCO27)	FN_8=1, FN_4=FN_3=FN_2=x, DCO+ = 1, (see Note 1)	V _{CC} = 2.2 V			21	32	46	MHz
		V _{CC} = 3 V			30	46	70	
S	f(NDCO)+1 = f(NDCO)	2 < TAP ≤ 20			1.06	1.13		
		TAP > 20			1.1	1.17		
D _t	Temperature drift, N(DCO) = 01E0h, FN_8=FN_4=FN_3=FN_2=0 D = 2, DCO+ = 0, (see Note 2)	V _{CC} = 2.2 V			-0.2	-0.3	-0.4	%/ ^o C
		V _{CC} = 3 V			-0.2	-0.3	-0.4	
D _V	Drift with V _{CC} variation, N(DCO) = 01E0h, FN_8=FN_4=FN_3=FN_2=0 D = 2, DCO+ = 0 (see Note 2)				0	5	15	%/V

NOTES: 1. Do not exceed the maximum system frequency.
2. This parameter not production tested.




Figure 15. DCO Frequency vs Supply Voltage V_{CC} and vs Ambient Temperature



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265




Figure 16. Five Overlapping DCO Ranges Controlled by FN_x Bits

electrical characteristics over recommended operating free-air temperature (unless otherwise noted)

crystal oscillator, LFXT1 oscillator (see Notes 1 and 2)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
C _(XIN) Integrated input capacitance	OSCCAP = 0, V _{CC} = 2.2 V / 3 V		0		pF
	OSCCAP = 1, V _{CC} = 2.2 V / 3 V		10		
	OSCCAP = 2, V _{CC} = 2.2 V / 3 V		14		
	OSCCAP = 3, V _{CC} = 2.2 V / 3 V		18		
C _(XOUT) Integrated output capacitance	OSCCAP = 0, V _{CC} = 2.2 V / 3 V		0		pF
	OSCCAP = 1, V _{CC} = 2.2 V / 3 V		10		
	OSCCAP = 2, V _{CC} = 2.2 V / 3 V		14		
	OSCCAP = 3, V _{CC} = 2.2 V / 3 V		18		

- NOTES:
- The parasitic capacitance from the package and board may be estimated to be 2 pF. The effective load capacitor for the crystal is $(X_{(CIN)} \times X_{(COUT)}) / (X_{(CIN)} + X_{(COUT)})$. This is independent of XST_FLL.
 - To improve EMI on the low-power LFXT1 oscillator, particularly in the LF mode (32 kHz), the following guidelines should be observed.
 - Keep as short of a trace as possible between the F43x/44x and the crystal.
 - Design a good ground plane around the oscillator pins.
 - Prevent crosstalk from other clock or data lines into oscillator pins XIN and XOUT.
 - Avoid running PCB traces underneath or adjacent to the XIN and XOUT pins.
 - Use assembly materials and praxis to avoid any parasitic load on the oscillator XIN and XOUT pins.
 - If conformal coating is used, ensure that it does not induce capacitive/resistive leakage between the oscillator pins.
 - Do not route the XOUT line to the JTAG header to support the serial programming adapter as shown in other documentation. This signal is no longer required for the serial programming adapter.

MSP430x43x, MSP430x44x MIXED SIGNAL MICROCONTROLLER

SLAS344B – JANUARY 2002 – REVISED OCTOBER 2002

electrical characteristics over recommended operating free-air temperature (unless otherwise noted) (continued)

crystal oscillator, XT2 oscillator (see Note 1)

PARAMETER		TEST CONDITIONS	MIN	NOM	MAX	UNIT
X _{CIN}	Integrated input capacitance	V _{CC} = 2.2 V/3 V		2		pF
X _{COU}	Integrated output capacitance	V _{CC} = 2.2 V/3 V		2		pF
X _{INL}	Input levels at XIN, XOUT	V _{CC} = 2.2 V/3 V	V _{SS}		0.2 × V _{CC}	V
X _{INH}			0.8 × V _{CC}		V _{CC}	V

NOTE 1: The oscillator needs capacitors at both terminals, with values specified by the crystal manufacturer.

USART0, USART1 (see Note 1)

PARAMETER		TEST CONDITIONS	MIN	NOM	MAX	UNIT
t _(τ)	USART0/1: deglitch time	V _{CC} = 2.2 V	200	430	800	ns
		V _{CC} = 3 V	150	280	500	

NOTE 1: The signal applied to the USART0/1 receive signal/terminal (URXD0/1) should meet the timing requirements of t_(t) to ensure that the URXS flip-flop is set. The URXS flip-flop is set with negative pulses meeting the minimum-timing condition of t_(t). The operating conditions to set the flag must be met independently from this timing constraint. The deglitch circuitry is active only on negative transitions on the URXD0/1 line.



electrical characteristics over recommended operating free-air temperature (unless otherwise noted) (continued)

12-bit ADC, power supply and input range conditions (see Note 1)

PARAMETER		TEST CONDITIONS	MIN	NOM	MAX	UNIT		
V_{CC}	Analog supply voltage	V_{CC} and DV_{CC} are connected together V_{SS} and DV_{SS} are connected together $V_{(AVSS)} = V_{(DVSS)} = 0\text{ V}$	2.2		3.6	V		
$V_{CC(\text{min})}$		$0\text{ mA} \leq I_{(\text{Load})} \leq 0.5\text{ mA}$	$V_{\text{REF+}}$		$V_{\text{REF+}} + 150\text{ mV}$			
		$0.5\text{ mA} \leq I_{(\text{Load})} \leq 1.5\text{ mA}$	$V_{\text{REF+}}$		$V_{\text{REF+}} + 350\text{ mV}$			
$V_{O(\text{REF+})}$	Positive built-in reference voltage output	REF2_5 V = 1 for 2.5-V built-in reference REF2_5 V = 0 for 1.5-V built-in reference $I_{(\text{VREF+})} \leq I_{(\text{VREF+}_{\text{max}})}$	$V_{CC} = 3\text{ V}$		2.4	2.5	2.6	V
			$V_{CC} = 2.2\text{ V}/3\text{ V}$		1.44	1.5	1.56	
$I_{L(\text{VREF+})}$	Load current out of VREF+ terminal		$V_{CC} = 2.2\text{ V}$		0.01	-0.5	mA	
			$V_{CC} = 3\text{ V}$			-1		
$I_{L(\text{VREF+})}^{\dagger}$	Load-current regulation VREF+ terminal	$I_{(\text{VREF+})} = 500\text{ }\mu\text{A} \pm 100\text{ }\mu\text{A}$ Analog input voltage $\sim 0.75\text{ V}$; REF2_5 V = 0	$V_{CC} = 2.2\text{ V}$			± 2	LSB	
			$V_{CC} = 3\text{ V}$			± 2		
			$V_{CC} = 3\text{ V}$			± 2	LSB	
$I_{L(\text{VREF+})}^{\ddagger}$	Load current regulation VREF+ terminal	$I_{(\text{VREF+})} = 100\text{ }\mu\text{A} \rightarrow 900\text{ }\mu\text{A}$, $V_{CC} = 3\text{ V}$, $a_x \sim 0.5 \times V_{\text{REF+}}$ Error of conversion result $\leq 1\text{ LSB}$	$C_{(\text{VREF+})} = 5\text{ }\mu\text{F}$			20	ns	
$V_{\text{ref}(\text{VREF+})}$	Positive external reference voltage input	$V_{\text{eREF+}} > V_{\text{REF-}}/V_{\text{eREF-}}$ (see Note 2)	1.4		$V_{(\text{AVCC})}$	V		
$V_{\text{ref}(\text{VREF-}/V_{\text{eREF-}})}$	Negative external reference voltage input	$V_{\text{eREF+}} > V_{\text{REF-}}/V_{\text{eREF-}}$ (see Note 3)	0		1.2	V		

\dagger Not production tested, limits characterized

\ddagger Not production tested, limits verified by design

- NOTES:
1. The leakage current is defined in the leakage current table with P6.x/Ax parameter.
 2. The accuracy limits the minimum positive external reference voltage. Lower reference voltage levels may be applied with reduced accuracy requirements.
 3. The accuracy limits the maximum negative external reference voltage. Higher reference voltage levels may be applied with reduced accuracy requirements.

MSP430x43x, MSP430x44x MIXED SIGNAL MICROCONTROLLER

SLAS344B – JANUARY 2002 – REVISED OCTOBER 2002

12-bit ADC, power supply and input range conditions (continued)

PARAMETER		TEST CONDITIONS		MIN	NOM	MAX	UNIT
$(V_{eREF+} - V_{eREF-})/V_{eREF-}$	Differential external reference voltage input	$V_{eREF+} > V_{eREF-}/V_{eREF-}$ (see Note 1)		1.4		$V_{(AVCC)}$	V
$V_{I(P6.x/Ax)}$	Analog input voltage range (see Note 2)	All P6.0/A0 to P6.7/A7/SVSin terminals. Analog inputs selected in ADC12MCTLx register and P6Sel.x=1 $0 \leq x \leq 7; V_{(AVSS)} \leq V_{I(P6.x/Ax)} \leq V_{(AVCC)}$		0		$V_{(AVCC)}$	V
$I_{DD}(ADC12)$	Operating supply current into AV_{CC} terminal (see Note 3)	$f(ADC12CLK) = 5$ MHz ADC12ON = 1, REFON = 0 SHT0=0, SHT1=0, ADC12DIV=0	$V_{CC} = 2.2$ V	0.65		1.3	mA
			$V_{CC} = 3$ V		0.8	1.6	
$I_{DD}(REF+)$	Operating supply current into AV_{CC} terminal (see Note 4)	$f(ADC12CLK) = 5$ MHz ADC12ON = 0, REFON = 1, 2_5V = 1	$V_{CC} = 3$ V		0.5	0.8	mA
			$V_{CC} = 2.2$ V		0.5	0.8	
	Operating supply current (see Note 4)	$f(ADC12CLK) = 5$ MHz ADC12ON = 0, REFON = 1, 2_5V = 0	$V_{CC} = 2.2$ V		0.5	0.8	
			$V_{CC} = 3$ V		0.5	0.8	

- NOTES: 1. The accuracy limits minimum external differential reference voltage. Lower differential reference voltage levels may be applied with reduced accuracy requirements.
 2. The analog input voltage range must be within the selected reference voltage range V_{R+} to V_{R-} for valid conversion results
 3. The internal reference supply current is not included in current consumption parameter $I_{DD}(ADC12)$.
 4. The internal reference current is supplied via terminal AV_{CC} . Consumption is independent of the ADC12ON control bit, unless a conversion is active. The REFON bit enables to settle the built-in reference before starting an A/D conversion.

12-bit ADC, built-in reference (see Note 1)

PARAMETER		TEST CONDITIONS		MIN	NOM	MAX	UNIT
$I_{DD}(V_{eREF+})$	Static input current (see Note 2)	$0 \text{ V} \leq V_{eREF+} \leq V_{(AVCC)}$	$V_{CC} = 2.2 \text{ V}/3 \text{ V}$			± 1	μA
$I_{DD}(V_{eREF-}/V_{eREF-})$	Static input current (see Note 2)	$0 \text{ V} \leq V_{eREF-} \leq V_{(AVCC)}$	$V_{CC} = 2.2 \text{ V}/3 \text{ V}$			± 1	μA
$C_{(V_{eREF+})}$	Capacitance at pin V_{eREF+} (see Note 3)	REFON = 1, $0 \text{ mA} \leq I_{(V_{eREF+})} \leq I_{(V_{eREF_max})}$	$V_{CC} = 2.2 \text{ V}/3 \text{ V}$	5	10		μF
C_i^{\ddagger}	Input capacitance (see Note 4)	Only one terminal can be selected at one time, P6.x/Ax	$V_{CC} = 2.2 \text{ V}$			40	pF
Z_i^{\ddagger}	Input MUX ON resistance (see Note 4)	$0 \text{ V} \leq V_{(Ax)} \leq V_{(AVCC)}$	$V_{CC} = 3 \text{ V}$			2000	Ω
$T_{(REF+)}^{\dagger}$	Temperature coefficient of built-in reference	$I_{(V_{eREF+})}$ is a constant in the range of $0 \text{ mA} \leq I_{(V_{eREF+})} \leq 1 \text{ mA}$	$V_{CC} = 2.2 \text{ V}/3 \text{ V}$			± 100	ppm/ $^{\circ}\text{C}$

\dagger Not production tested, limits characterized

\ddagger Not production tested, limits verified by design

- NOTES: 1. The voltage source on V_{eREF+} and V_{eREF-}/V_{eREF-} needs to have low-dynamic impedance for 12-bit accuracy to allow the charge to settle for this accuracy (See Figure 9 and Figure 10).
 2. The external reference is used during conversion to charge and discharge the capacitance array. The dynamic impedance should follow the recommendations on analog-source impedance to allow the charge to settle for 12-bit accuracy.
 3. The internal buffer operational amplifier and the accuracy specifications require an external capacitor.
 4. The input capacitance is also the dynamic load for an external reference during conversion. The dynamic impedance of the reference supply should follow the recommendations on analog-source impedance to allow the charge to settle for 12-bit accuracy. All INL and DNL tests uses two capacitors between pins V_{eREF+} and AV_{SS} and V_{eREF-}/V_{eREF-} and AV_{SS} : 10- μF tantalum and 100-nF ceramic.



timing requirements

12-bit ADC, timing parameters

PARAMETER	TEST CONDITIONS	MIN	NOM	MAX	UNIT
$t_{s(REF_ON)}^{\dagger}$ Settle time of internal reference voltage (see Figure 17 and Note 1)	$I(VREF+) = 0.5 \text{ mA}$, $C(VREF+) = 10 \mu\text{F}$, $VREF+ = 1.5 \text{ V}$, $V(AVCC) = 2.2 \text{ V}$			17	ms
$f(ADC12CLK)$	Error of conversion result $\leq \pm 2 \text{ LSB}$	2.2V/3V	5		MHz
$f(ADC12OSC)$	$ADC12DIV=0$ [$f(ADC12CLK) = f(ADC12OSC)$]	$V_{CC} = 2.2 \text{ V}/3 \text{ V}$	3.7	6.3	MHz
t_c Conversion time	$AVCC(\text{min}) \leq V(AVCC) \leq AVCC(\text{max})$, $C(VREF+) \geq 5 \mu\text{F}$, internal oscillator, $f_{OSC} = 3.7 \text{ MHz to } 6.3 \text{ MHz}$	$V_{CC} = 2.2 \text{ V}/3 \text{ V}$	2.06	3.51	μs
	$AVCC(\text{min}) \leq V(AVCC) \leq AVCC(\text{max})$, External $f_{ADC12CLK}$ from ACLK or MCLK or SMCLK: $ADC12SSEL \neq 0$		$13 \times ADC12DIV \times 1/f_{ADC12CLK}$		μs
$t_{s(ADC12ON)}^{\ddagger}$ Settle time of the ADC	$AVCC(\text{min}) \leq V(AVCC) \leq AVCC(\text{max})$ (see Note 2)			100	ns
$t_{(Sample)}^{\ddagger}$ Sampling time	$V(AVCC_min) \leq V(AVCC) \leq V(AVCC_max)$ $R_i(\text{source}) = 400 \Omega$, $Z_i = 1000 \Omega$, $C_i = 30 \text{ pF}$ $\tau = [R_i(\text{source}) + Z_i] \times C_i$, (see Note 3)	$V_{CC} = 3 \text{ V}$	1220		ns
		$V_{CC} = 2.2 \text{ V}$	1400		

\dagger Not production tested, limits characterized

\ddagger Not production tested, limits verified by design

- NOTES:
1. The condition is that the error in a conversion started after $t_{s(REF_ON)}$ is less than $\pm 0.5 \text{ LSB}$. The settling time depends on the external capacitive load.
 2. The condition is that the error in a conversion started after $t_{s(ADC12ON)}$ is less than $\pm 0.5 \text{ LSB}$. The reference and input signal are already settled.
 3. Ten Tau (τ) are needed to get an error of less than $\pm 0.5 \text{ LSB}$. $t_{(Sample)} = 10 \times (R_i + Z_i) \times C_i + 800 \text{ ns}$




Figure 17. Typical Settling Time of Internal Reference $t_{(REF_ON)}$ vs External Capacitor on $VREF+$

MSP430x43x, MSP430x44x MIXED SIGNAL MICROCONTROLLER

SLAS344B – JANUARY 2002 – REVISED OCTOBER 2002

electrical characteristics over recommended operating free-air temperature (unless otherwise noted)

12-bit ADC, linearity parameters, $V_{CC} = 2.2$ V/3 V

PARAMETER	TEST CONDITIONS	MIN	NOM	MAX	UNIT
E(I) Integral linearity error	$1.4 \text{ V} \leq (V_{REF+} - V_{REF-}/V_{REF-}) \min \leq 1.6 \text{ V}$			± 2	LSB
	$1.6 \text{ V} < (V_{REF+} - V_{REF-}/V_{REF-}) \min \leq [V_{(AVCC)}]$			± 1.7	
E(D) Differential linearity error	$(V_{REF+} - V_{REF-}/V_{REF-}) \min \leq (V_{REF+} - V_{REF-}/V_{REF-})$, $C(V_{REF+}) = 10 \mu\text{F}$ (tantalum) and 100 nF (ceramic)			± 1	LSB
E(O) Offset error	$(V_{REF+} - V_{REF-}/V_{REF-}) \min \leq (V_{REF+} - V_{REF-}/V_{REF-})$, internal impedance of source $R_i < 100 \Omega$, $C(V_{REF+}) = 10 \mu\text{F}$ (tantalum) and 100 nF (ceramic)		± 2	± 4	LSB
E(G) Gain error	$(V_{REF+} - V_{REF-}/V_{REF-}) \min \leq (V_{REF+} - V_{REF-}/V_{REF-})$, $C(V_{REF+}) = 10 \mu\text{F}$ (tantalum) and 100 nF (ceramic)		± 1.1	± 2	LSB
E(T) Total unadjusted error	$(V_{REF+} - V_{REF-}/V_{REF-}) \min \leq (V_{REF+} - V_{REF-}/V_{REF-})$, $C(V_{REF+}) = 10 \mu\text{F}$ (tantalum) and 100 nF (ceramic)		± 2	± 5	LSB




Figure 18. Supply Voltage and Reference Voltage Design VREF-/VeREF- External Supply




Figure 19. Supply Voltage and Reference Voltage Design $V_{REF-}/V_{eREF-} = AV_{SS}$, Internally Connected

electrical characteristics over recommended operating free-air temperature (unless otherwise noted)

12-bit ADC, temperature sensor and built-in Vmid

PARAMETER	TEST CONDITIONS	MIN	NOM	MAX	UNIT	
$I_{CC(SENSOR)}$ Operating supply current into AV_{CC} terminal (see Note 1)	$V_{(REFON)} = 0$, $INCH = 0Ah$, $ADC12ON = NA$, $T_A = 25^\circ C$	$V_{CC} = 2.2 V$	40	120	μA	
		$V_{CC} = 3 V$	60	160		
$V_{(SENSOR)}^\dagger$	$ADC12ON = 1$, $INCH = 0Ah$, $T_A = 0^\circ C$	$V_{CC} = 2.2 V/3 V$		986	$986 \pm 5\%$	mV
$TC_{(SENSOR)}^\dagger$	$ADC12ON = 1$, $INCH = 0Ah$	$V_{CC} = 2.2 V/3 V$		3.55	$3.55 \pm 3\%$	$mV/^\circ C$
$t_{S(SENSOR)}^\dagger$ Sample time required if channel 10 is selected (see Note 2)	$ADC12ON = 1$, $INCH = 0Ah$, Error of conversion result ≤ 1 LSB	$V_{CC} = 2.2 V/3 V$		30		μs
$V_{(MID)}$ AV_{CC} divider at channel 11	$ADC12ON = 1$, $INCH = 0Bh$, $V_{(MID)}$ is $\sim 0.5 \times V_{(AVCC)}$	$V_{CC} = 2.2 V$	1.1	1.1 ± 0.04	V	
		$V_{CC} = 3 V$	1.5	1.5 ± 0.04		
$t_{(ON_VMID)}$ On-time if channel 11 is selected (see Note 3)	$ADC12ON = 1$, $INCH = 0Bh$, Error of conversion result ≤ 1 LSB	$V_{CC} = 2.2 V/3 V$		NA	ns	

† Not production tested, limits characterized

‡ Not production tested, limits verified by design

NOTES: 1. The sensor current I_{SENSOR} is consumed if ($ADC12ON = 1$ and $V_{(REFON)} = 1$), or ($ADC12ON=1$ AND $INCH=0Ah$ and sample signal is high). Therefore, it includes the constant current through the sensor and the reference.

2. The typical equivalent impedance of the sensor is 51 k Ω . The sample time needed is the sensor-on time $t_{(SENSOR_ON)}$

3. The on-time $t_{(ON_VMID)}$ is identical to sampling time $t_{(Sample)}$; no additional on time is needed.

MSP430x43x, MSP430x44x MIXED SIGNAL MICROCONTROLLER

SLAS344B – JANUARY 2002 – REVISED OCTOBER 2002

JTAG, program memory and fuse


PARAMETER		TEST CONDITIONS	MIN	NOM	MAX	UNIT		
f(TCK)	JTAG/Test (see Note 4)	TCK frequency	V _{CC} = 2.2 V		DC	5	MHz	
			V _{CC} = 3 V		DC	10		
		Pull-up resistors on TMS, TCK, TDI (see Note 1)		V _{CC} = 2.2 V/3 V		25	60	90
V _{CC} (FB)	JTAG/fuse (see Note 2)	Supply voltage during fuse blow condition, TA = 25°C			2.5		V	
V(FB)		Fuse-blow voltage, F versions (see Note 3)			6	7		
I(FB)		Supply current on TDI with fuse blown				100		mA
		Time to blow the fuse				1		ms
I(DD-PGM)	F-versions only	Current from DV _{CC} when programming is active	V _{CC} = 2.7 V/3.6 V			3	5	mA
I(DD-Erase)	(see Note 4)	Current from DV _{CC} when erase is active	V _{CC} = 2.7 V/3.6 V			3	5	mA
t(retention)	F-versions only	Write/erase cycles			10 ⁴	10 ⁵		cycles
		Data retention T _J = 25°C			100			years

- NOTES:
1. TMS, TDI, and TCK pull-up resistors are implemented in all F versions.
 2. Once the fuse is blown, no further access to the MSP430 JTAG/test feature is possible. The JTAG block is switched to bypass mode.
 3. The supply voltage to blow the fuse is applied to the TDI pin.
 4. f(TCK) may be restricted to meet the timing requirements of the module selected. Duration of the program/erase cycle is determined by f(FTG) applied to the flash timing controller. It can be calculated as follows:
 - t(word write) = 35 × 1/f(FTG)
 - t(block write, byte 0) = 30 × 1/f(FTG)
 - t(block write, byte 1 – 63) = 20 × 1/f(FTG)
 - t(block write, sequence end) = 6 × 1/f(FTG)
 - t(mass erase) = 5297 × 1/f(FTG)
 - t(segment erase) = 4819 × 1/f(FTG)



input/output schematic

Port P1, P1.0 to P1.5, input/output with Schmitt-trigger



Note: $0 \leq x \leq 5$

Note: Port function is active if CAPD.x = 0

PnSel.x	PnDIR.x	Direction Control From Module	PnOUT.x	Module X OUT	PnIN.x	Module X IN	PnIE.x	PnIFG.x	PnIES.x
P1Sel.0	P1DIR.0	P1DIR.0	P1OUT.0	Out0 sig. †	P1IN.0	CCI0A †	P1IE.0	P1IFG.0	P1IES.0
P1Sel.1	P1DIR.1	P1DIR.1	P1OUT.1	MCLK	P1IN.1	CCI0B †	P1IE.1	P1IFG.1	P1IES.1
P1Sel.2	P1DIR.2	P1DIR.2	P1OUT.2	Out1 sig. †	P1IN.2	CCI1A †	P1IE.2	P1IFG.2	P1IES.2
P1Sel.3	P1DIR.3	P1DIR.3	P1OUT.3	SVSOOut	P1IN.3	TBOutH ‡	P1IE.3	P1IFG.3	P1IES.3
P1Sel.4	P1DIR.4	P1DIR.4	P1OUT.4	SMCLK	P1IN.4	TBCLK ‡	P1IE.4	P1IFG.4	P1IES.4
P1Sel.5	P1DIR.5	P1DIR.5	P1OUT.5	ACLK	P1IN.5	TACLK †	P1IE.5	P1IFG.5	P1IES.5

† Timer_A


‡ Timer_B

MSP430x43x, MSP430x44x MIXED SIGNAL MICROCONTROLLER

SLAS344B – JANUARY 2002 – REVISED OCTOBER 2002

input/output schematic (continued)


Port P1, P1.6, P1.7, input/output with Schmitt-trigger



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

input/output schematic (continued)

port P2, P2.0, P2.4 to P2.5, input/output with Schmitt-trigger



Note: x {0,4,5}

PnSel.x	PnDIR.x	Dir. Control from module	PnOUT.x	Module X OUT	PnIN.x	Module X IN	PnIE.x	PnIFG.x	PnIES.x
P2Sel.0	P2DIR.0	P2DIR.0	P2OUT.0	Out2 sig. †	P2IN.0	CCI2A †	P2IE.0	P2IFG.0	P2IES.0
P2Sel.4	P2DIR.4	DVCC	P2OUT.4	UTXD0 ‡	P2IN.4	unused	P2IE.4	P2IFG.4	P2IES.4
P2Sel.5	P2DIR.5	DVSS	P2OUT.5	DVSS	P2IN.5	URXD0 ‡	P2IE.5	P2IFG.5	P2IES.5


†Timer_A
‡USART0

MSP430x43x, MSP430x44x MIXED SIGNAL MICROCONTROLLER

SLAS344B – JANUARY 2002 – REVISED OCTOBER 2002

input/output schematic (continued)

port P2, P2.1 to P2.3, input/output with Schmitt-trigger




Note: $1 \leq x \leq 3$

PnSel.x	PnDIR.x	Dir. Control from module	PnOUT.x	Module X OUT	PnIN.x	Module X IN	PnIE.x	PnIFG.x	PnIES.x
P2Sel.1	P2DIR.1	P2DIR.1	P2OUT.1	Out0 sig. †	P2IN.1	CC10A † CC10B	P2IE.1	P2IFG.1	P2IES.1
P2Sel.2	P2DIR.2	P2DIR.2	P2OUT.2	Out1 sig. †	P2IN.2	CC11A † CC11B	P2IE.2	P2IFG.2	P2IES.2
P2Sel.3	P2DIR.3	P2DIR.3	P2OUT.3	Out2 sig. †	P2IN.3	CC12A † CC12B	P2IE.3	P2IFG.3	P2IES.3

†Timer_B

input/output schematic (continued)

port P2, P2.6 to P2.7, input/output with Schmitt-trigger



Note: $6 \leq x \leq 7$

PnSel.x	PnDIR.x	Dir. Control from module	PnOUT.x	Module X OUT	PnIN.x	Module X IN	PnIE.x	PnIFG.x	PnIES.x	$\overline{\text{Port/LCD}}^\ddagger$
P2Sel.6	P2DIR.6	P2DIR.6	P2OUT.6	CAOUT [†]	P2IN.6	unused	P2IE.6	P2IFG.6	P2IES.6	0: LCDM<40h [‡]
P2Sel.7	P2DIR.7	P2DIR.7	P2OUT.7	ADC12CLK [§]	P2IN.7	unused	P2IE.7	P2IFG.7	P2IES.7	0: LCDM<40h [‡]

[†] Comparator_A

[‡]Port/LCD signal is 1 only with MSP430xIPN and LCDM ≥40h.


[§] ADC12

MSP430x43x, MSP430x44x MIXED SIGNAL MICROCONTROLLER

SLAS344B – JANUARY 2002 – REVISED OCTOBER 2002



input/output schematic (continued)

port P3, P3.0 to P3.3, input/output with Schmitt-trigger




PnSel.x	PnDIR.x	Direction Control From Module	PnOUT.x	Module X OUT	PnIN.x	Module X IN
P3Sel.0	P3DIR.0	DV _{SS}	P3OUT.0	DV _{SS}	P3IN.0	STEO(in)
P3Sel.1	P3DIR.1	DCM_SIMO0	P3OUT.1	SIMO0(out)	P3IN.1	SIMO0(in)
P3Sel.2	P3DIR.2	DCM_SOMI0	P3OUT.2	SOMIO(out)	P3IN.2	SOMI0(in)
P3Sel.3	P3DIR.3	DCM_UCLK0	P3OUT.3	UCLK0(out)	P3IN.3	UCLK0(in)


† S24 to S31 shared with port function only at MSP430x43xIPN (80-pin QFP)



port P3, P3.4 to P3.7, input/output with Schmitt-trigger



Note: $4 \leq x \leq 7$



PnSel.x	PnDIR.x	Dir. Control from module	PnOUT.x	Module X OUT	PnIN.x	Module X IN
P3Sel.4	P3DIR.4	P3DIR.4	P3OUT.4	DVSS § OUT3 #	P3IN.4	unused § CCI3A/B#
P3Sel.5	P3DIR.5	P3DIR.5	P3OUT.5	DVSS § OUT4 #	P3IN.5	unused § CCI4A/B#
P3Sel.6	P3DIR.6	P3DIR.6	P3OUT.6	DVSS § OUT5 #	P3IN.6	unused § CCI5A/B#
P3Sel.7	P3DIR.7	P3DIR.7	P3OUT.7	DVSS § OUT6 #	P3IN.7	unused § CCI6A/B#

† MSP430x43xIPN

‡ MSP430x43xIPZ, MSP430x44xIPZ

§ MSP430x43x


MSP430x44x

MSP430x43x, MSP430x44x MIXED SIGNAL MICROCONTROLLER

SLAS344B – JANUARY 2002 – REVISED OCTOBER 2002

input/output schematic (continued)

port P4, P4.0 to P4.7, input/output with Schmitt-trigger



PnSel.x	PnDIR.x	Direction Control From Module	PnOUT.x	Module X OUT	PnIN.x	Module X IN
P4Sel.0	P4DIR.0	P4DIR.0 [†] DVCC‡	P4OUT.0	DVSS [†] UTXD1‡	P4IN.0	unused
P4Sel.1	P4DIR.1	P4DIR.1 [†] DVSS‡	P4OUT.1	DVSS	P4IN.1	unused [†] URXD1‡
P4Sel.2	P4DIR.2	P4DIR.2 [†] DVSS‡	P4OUT.2	DVSS	P4IN.2	unused [†] STE1(in)‡
P4Sel.3	P4DIR.3	P4DIR.3 [†] DCM_SIMO1‡	P4OUT.3	DVSS [†] SIMO1(out)‡	P4IN.3	unused [†] SIMO1(in)‡
P4Sel.4	P4DIR.4	P4DIR.4 [†] DCM_SOMI1‡	P4OUT.4	DVSS [†] SOMI1(out)‡	P4IN.4	unused [†] SOMI1(in)‡
P4Sel.5	P4DIR.5	P4DIR.5 [†] DCM_UCLK1‡	P4OUT.5	DVSS [†] UCLK1(out)‡	P4IN.5	unused [†] UCLK1(in)‡
P4Sel.6	P4DIR.4	P4DIR.6	P4OUT.6	DVSS	P4IN.6	unused
P4Sel.7	P4DIR.5	P4DIR.7	P4OUT.7	DVSS	P4IN.7	unused



[†] Signal at MSP430x43x

[‡] Signal at MSP430x44x


§

DEVICE	PORT BITS	PORT FUNCTION	LCD SEG. FUNCTION
x43xIPN 80-pin QFP	P4.0 . . . P4.7	LCDM < 020h	LCDM ≥ 020h
x43xIPZ 100-pin QFP	P4.2 . . . P4.5	LCDM < 0E0h	LCDM ≥ 0E0h
x44xIPZ 100-pin QFP	P4.6 . . . P4.7	LCDM < 0C0h	LCDM ≥ 0C0h

input/output schematic (continued)



port P5, P5.0 to P5.1, input/output with Schmitt-trigger



Note: $0 \leq x \leq 1$


PnSel.x	PnDIR.x	Dir. Control from module	PnOUT.x	Module X OUT	PnIN.x	Module X IN	Segment	Port/LCD
P5Sel.0	P5DIR.0	P5DIR.0	P5OUT.0	DV _{SS}	P5IN.0	unused	S1	0: LCDM<20h
P5Sel.1	P5DIR.1	P5DIR.1	P5OUT.1	DV _{SS}	P5IN.1	unused	S0	0: LCDM<20h

MSP430x43x, MSP430x44x MIXED SIGNAL MICROCONTROLLER

SLAS344B – JANUARY 2002 – REVISED OCTOBER 2002

input/output schematic (continued)

port P5, P5.2 to P5.4, input/output with Schmitt-trigger




Note: $2 \leq x \leq 4$

PnSel.x	PnDIR.x	Dir. Control from module	PnOUT.x	Module X OUT	PnIN.x	Module X IN	LCD signal	Port/LCD
P5Sel.2	P5DIR.2	P5DIR.2	P5OUT.2	DV _{SS}	P5IN.2	unused	COM1	P5SEL.2
P5Sel.3	P5DIR.3	P5DIR.3	P5OUT.3	DV _{SS}	P5IN.3	unused	COM2	P5SEL.3
P5Sel.4	P5DIR.4	P5DIR.4	P5OUT.4	DV _{SS}	P5IN.4	unused	COM3	P5SEL.4

input/output schematic (continued)

port P5, P5.5 to P5.7, input/output with Schmitt-trigger



Note: $5 \leq x \leq 7$


PnSel.x	PnDIR.x	Dir. Control from module	PnOUT.x	Module X OUT	PnIN.x	Module X IN	LCD signal	Port/LCD
P5Sel.5	P5DIR.5	P5DIR.5	P5OUT.5	DV _{SS}	P5IN.5	unused	R13	P5SEL.5
P5Sel.6	P5DIR.6	P5DIR.6	P5OUT.6	DV _{SS}	P5IN.6	unused	R23	P5SEL.6
P5Sel.7	P5DIR.7	P5DIR.7	P5OUT.7	DV _{SS}	P5IN.7	unused	R33	P5SEL.7

MSP430x43x, MSP430x44x MIXED SIGNAL MICROCONTROLLER

SLAS344B – JANUARY 2002 – REVISED OCTOBER 2002

input/output schematic (continued)

port P6, P6.0 to P6.6, input/output with Schmitt-trigger



x: Bit Identifier, 0 to 6 for Port P6

NOTE: Analog signals applied to digital gates can cause current flow from the positive to the negative terminal. The throughput current flows if the analog signal is in the range of transitions 0→1 or 1←0. The value of the throughput current depends on the driving capability of the gate. For MSP430, it is approximately 100 μA.


Use P6SEL.x=1 to prevent throughput current. P6SEL.x should be set, even if the signal at the pin is not being used by the ADC12.

PnSel.x	PnDIR.x	Dir. Control From Module	PnOUT.x	Module X OUT	PnIN.x	Module X IN
P6Sel.0	P6DIR.0	P6DIR.0	P6OUT.0	DV _{SS}	P6IN.0	unused
P6Sel.1	P6DIR.1	P6DIR.1	P6OUT.1	DV _{SS}	P6IN.1	unused
P6Sel.2	P6DIR.2	P6DIR.2	P6OUT.2	DV _{SS}	P6IN.2	unused
P6Sel.3	P6DIR.3	P6DIR.3	P6OUT.3	DV _{SS}	P6IN.3	unused
P6Sel.4	P6DIR.4	P6DIR.4	P6OUT.4	DV _{SS}	P6IN.4	unused
P6Sel.5	P6DIR.5	P6DIR.5	P6OUT.5	DV _{SS}	P6IN.5	unused
P6Sel.6	P6DIR.6	P6DIR.6	P6OUT.6	DV _{SS}	P6IN.6	unused

NOTE: The signal at pins P6.x/Ax is used by the 12-bit ADC module.

input/output schematic (continued)

port P6, P6.7, input/output with Schmitt-trigger



x: Bit Identifier, 7 for Port P6

NOTE: Analog signals applied to digital gates can cause current flow from the positive to the negative terminal. The throughput current flows if the analog signal is in the range of transitions 0→1 or 1←0. The value of the throughput current depends on the driving capability of the gate. For MSP430, it is approximately 100 μA.
Use P6SEL.x=1 to prevent throughput current. P6SEL.x should be set, even if the signal at the pin is not being used by the ADC12.

PnSel.x	PnDIR.x	Dir. Control From Module	PnOUT.x	Module X OUT	PnIN.x	Module X IN
P6Sel.7	P6DIR.7	P6DIR.7	P6OUT.7	DV _{SS}	P6IN.7	unused


NOTE: The signal at pins P6.x/Ax is used by the 12-bit ADC module.
The signal at pin P6.7/A7/SVSin is also connected to the input multiplexer in the module brownout/supply voltage supervisor.

MSP430x43x, MSP430x44x MIXED SIGNAL MICROCONTROLLER

SLAS344B – JANUARY 2002 – REVISED OCTOBER 2002

input/output schematic (continued)

JTAG pins TMS, TCK, TDI, TDO/TDI, input/output with Schmitt-trigger or output



JTAG fuse check mode

MSP430 devices that have the fuse on the TDI terminal have a fuse check mode that tests the continuity of the fuse the first time the JTAG port is accessed after a power-on reset (POR). When activated, a fuse check current ($I_{(TF)}$) of 1 mA at 3 V can flow from the TDI pin to ground if the fuse is not burned. Care must be taken to avoid accidentally activating the fuse check mode and increasing overall system power consumption.

Activation of the fuse check mode occurs with the first negative edge on the TMS pin after power up or if the TMS is being held low during power up. The second positive edge on the TMS pin deactivates the fuse check mode. After deactivation, the fuse check mode remains inactive until another POR occurs. After each POR the fuse check mode has the potential to be activated.

The fuse check current only flows when the fuse check mode is active and the TMS pin is in a low state (see Figure 20). Therefore, the additional current flow can be prevented by holding the TMS pin high (default condition). The JTAG pins are terminated internally and therefore do not require external termination.




Figure 20. Fuse Check Mode Current MSP430x43x, MSP430x44x


MSP430x43x, MSP430x44x MIXED SIGNAL MICROCONTROLLER

SLAS344B – JANUARY 2002 – REVISED OCTOBER 2002

MECHANICAL DATA

PN (S-PQFP-G80)

PLASTIC QUAD FLATPACK



- NOTES: A. All linear dimensions are in millimeters.
 B. This drawing is subject to change without notice.
 C. Falls within JEDEC MS-026


MSP430x43x, MSP430x44x MIXED SIGNAL MICROCONTROLLER

SLAS344B – JANUARY 2002 – REVISED OCTOBER 2002

MECHANICAL DATA

PZ (S-PQFP-G100)

PLASTIC QUAD FLATPACK



- NOTES: A. All linear dimensions are in millimeters.
 B. This drawing is subject to change without notice.
 C. Falls within JEDEC MS-026

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:

Texas Instruments
Post Office Box 655303
Dallas, Texas 75265