



MX29LV64xM H/L

64M-BIT SINGLE VOLTAGE 3V ONLY UNIFORM SECTOR FLASH MEMORY

FEATURES

GENERAL FEATURES

- Single Power Supply Operation
 - 2.7 to 3.6 volt for read, erase, and program operations
- Configuration
 - 8,388,608 x 8 / 4,194,304 x 16 switchable (for MX29LV640M H/L)
 - 4,194,304 x 16 (for MX29LV641M H/L)
- Sector structure
 - 64KB(32KW) x 128
- Sector Protection/Chip Unprotect
 - Provides sector group protect function to prevent program or erase operation in the protected sector group
 - Provides chip unprotect function to allow code changes
 - Provides temporary sector group unprotect function for code changes in previously protected sector groups
- Secured Silicon Sector
 - Provides a 128-word/256-byte area for code or data that can be permanently protected.
 - Once this sector is protected, it is prohibited to program or erase within the sector again.
- Latch-up protected to 250mA from -1V to Vcc + 1V
- Low Vcc write inhibit is equal to or less than 1.5V
- Compatible with JEDEC standard
 - Pin-out and software compatible to single power supply Flash

PERFORMANCE

- High Performance
 - Fast access time: 90ns
 - Page read time: 25ns
 - Sector erase time: 0.5s (typ.)
 - 4 word/8 byte page read buffer
 - 16 word/ 32 byte write buffer: reduces programming time for multiple-word/byte updates

GENERAL DESCRIPTION

The MX29LV64xM H/L is a 64-mega bit Flash memory organized as 8M bytes of 8 bits or 4M words of 16 bits (for MX29LV640M H/L), or 4M words of 16bits (for MX29LV641M H/L). MXIC's Flash memories offer the most cost-effective and reliable read/write non-volatile random access memory. The MX29LV64xM H/L is packaged in 48-pin TSOP and 56-pin TSOP. It is designed to

- Low Power Consumption
 - Active read current: 18mA(typ.)
 - Active write current: 20mA(typ.)
 - Standby current: 20uA(typ.)
- Minimum 100,000 erase/program cycle
- 20-years data retention

SOFTWARE FEATURES

- Support Common Flash Interface (CFI)
 - Flash device parameters stored on the device and provide the host system to access.
- Program Suspend/Program Resume
 - Suspend program operation to read other sectors
- Erase Suspend/ Erase Resume
 - Suspends sector erase operation to read data/program other sectors
- Status Reply
 - Data# polling & Toggle bits provide detection of program and erase operation completion

HARDWARE FEATURES

- Ready/Busy (RY/BY#) Output (for MX29LV640M H/L only)
 - Provides a hardware method of detecting program and erase operation completion
- Hardware Reset (RESET#) Input
 - Provides a hardware method to reset the internal state machine to read mode
- WP#/ACC input
 - Write protect (WP#) function allows protection highest or lowest sector, regardless of sector protection settings
 - ACC (high voltage) accelerates programming time for higher throughput during system

PACKAGE

- 48-pin TSOP (for MX29LV641M H/L)
- 56-pin TSOP (for MX29LV640M H/L)

be reprogrammed and erased in system or in standard EPROM programmers.

The standard MX29LV64xM H/L offers access time as fast as 90ns, allowing operation of high-speed microprocessors without wait states. To eliminate bus contention, the MX29LV64xM H/L has separate chip enable

(CE#) and output enable (OE#) controls.

MXIC's Flash memories augment EPROM functionality with in-circuit electrical erasure and programming. The MX29LV64xM H/L uses a command register to manage this functionality.

MXIC Flash technology reliably stores memory contents even after 100,000 erase and program cycles. The MXIC cell is designed to optimize the erase and program mechanisms. In addition, the combination of advanced tunnel oxide processing and low internal electric fields for erase and programming operations produces reliable cycling. The MX29LV64xM H/L uses a 2.7V to 3.6V VCC supply to perform the High Reliability Erase and auto Program/Erase algorithms.

The highest degree of latch-up protection is achieved with MXIC's proprietary non-epi process. Latch-up protection is proved for stresses up to 100 milliamperes on address and data pin from -1V to VCC + 1V.

AUTOMATIC PROGRAMMING

The MX29LV64xM H/L is byte/word/page programmable using the Automatic Programming algorithm. The Automatic Programming algorithm makes the external system do not need to have time out sequence nor to verify the data programmed.

AUTOMATIC PROGRAMMING ALGORITHM

MXIC's Automatic Programming algorithm require the user to only write program set-up commands (including 2 unlock write cycle and AOH) and a program command (program data and address). The device automatically times the programming pulse width, provides the program verification, and counts the number of sequences. A status bit similar to DATA# polling and a status bit toggling between consecutive read cycles, provide feedback to the user as to the status of the programming operation.

AUTOMATIC CHIP ERASE

The entire chip is bulk erased using 50 ms erase pulses according to MXIC's Automatic Chip Erase algorithm. The Automatic Erase algorithm automatically programs the entire array prior to electrical erase. The timing and veri-

fication of electrical erase are controlled internally within the device.

AUTOMATIC SECTOR ERASE

The MX29LV64xM H/L is sector(s) erasable using MXIC's Auto Sector Erase algorithm. Sector erase modes allow sectors of the array to be erased in one erase cycle. The Automatic Sector Erase algorithm automatically programs the specified sector(s) prior to electrical erase. The timing and verification of electrical erase are controlled internally within the device.

AUTOMATIC ERASE ALGORITHM

MXIC's Automatic Erase algorithm requires the user to write commands to the command register using standard microprocessor write timings. The device will automatically pre-program and verify the entire array. Then the device automatically times the erase pulse width, provides the erase verification, and counts the number of sequences. A status bit toggling between consecutive read cycles provides feedback to the user as to the status of the programming operation.


Register contents serve as inputs to an internal state-machine which controls the erase and programming circuitry. During write cycles, the command register internally latches address and data needed for the programming and erase operations. During a system write cycle, addresses are latched on the falling edge, and data are latched on the rising edge of WE#.

MXIC's Flash technology combines years of EPROM experience to produce the highest levels of quality, reliability, and cost effectiveness. The MX29LV64xM H/L electrically erases all bits simultaneously using Fowler-Nordheim tunneling. The bytes are programmed by using the EPROM programming mechanism of hot electron injection.


During a program cycle, the state-machine will control the program sequences and command register will not respond to any command set. During a Sector Erase cycle, the command register will only respond to Erase Suspend command. After Erase Suspend is completed, the device stays in read mode. After the state machine has completed its task, it will allow the command register to respond to its full command set.

PIN CONFIGURATION

48 TSOP for MX29LV641M H/L




56 TSOP for MX29LV640M H/L




PIN DESCRIPTION

SYMBOL	PIN NAME
A0~A21	Address Input
Q0~Q14	Data Inputs/Outputs
Q15/A-1	Q15(Word Mode)/LSB addr(Byte Mode)
CE#	Chip Enable Input
WE#	Write Enable Input
OE#	Output Enable Input
RESET#	Hardware Reset Pin, Active Low
WP#/ACC	Hardware Write Protect/Programming Acceleration input
RY/BY#	Read/Busy Output
BYTE#	Selects 8 bit or 16 bit mode
VCC	+3.0V single power supply
VI/O	Output Buffer Power
GND	Device Ground
NC	Pin Not Connected Internally

LOGIC SYMBOL


BLOCK DIAGRAM



**MX29LV64xM H/L SECTOR ADDRESS TABLE**

Sector	Sector Address A21-A12	Sector Size (Kbytes/Kwords)	(x8) Address Range	(x16) Address Range
SA0	0000000xxx	64/32	000000h-00FFFFh	000000h-07FFFFh
SA1	0000001xxx	64/32	010000h-01FFFFh	008000h-0FFFFh
SA2	0000010xxx	64/32	020000h-02FFFFh	010000h-17FFFFh
SA3	0000011xxx	64/32	030000h-03FFFFh	018000h-01FFFFh
SA4	0000100xxx	64/32	040000h-04FFFFh	020000h-027FFFFh
SA5	0000101xxx	64/32	050000h-05FFFFh	028000h-02FFFFh
SA6	0000110xxx	64/32	060000h-06FFFFh	030000h-037FFFFh
SA7	0000111xxx	64/32	070000h-07FFFFh	038000h-03FFFFh
SA8	0001000xxx	64/32	080000h-08FFFFh	040000h-047FFFFh
SA9	0001001xxx	64/32	090000h-09FFFFh	048000h-04FFFFh
SA10	0001010xxx	64/32	0A0000h-0AFFFFh	050000h-057FFFFh
SA11	0001011xxx	64/32	0B0000h-0BFFFFh	058000h-05FFFFh
SA12	0001100xxx	64/32	0C0000h-0CFFFFh	060000h-067FFFFh
SA13	0001101xxx	64/32	0D0000h-0DFFFFh	068000h-06FFFFh
SA14	0001110xxx	64/32	0E0000h-0EFFFFh	070000h-077FFFFh
SA15	0001111xxx	64/32	0F0000h-0FFFFh	078000h-07FFFFh
SA16	0010000xxx	64/32	100000h-10FFFFh	080000h-087FFFFh
SA17	0010001xxx	64/32	110000h-11FFFFh	088000h-08FFFFh
SA18	0010010xxx	64/32	120000h-12FFFFh	090000h-097FFFFh
SA19	0010011xxx	64/32	130000h-13FFFFh	098000h-09FFFFh
SA20	0010100xxx	64/32	140000h-14FFFFh	0A0000h-0A7FFFFh
SA21	0010101xxx	64/32	150000h-15FFFFh	0A8000h-0AFFFFh
SA22	0010110xxx	64/32	160000h-16FFFFh	0B0000h-0B7FFFFh
SA23	0010111xxx	64/32	170000h-17FFFFh	0B8000h-0BFFFFh
SA24	0011000xxx	64/32	180000h-18FFFFh	0C0000h-0C7FFFFh
SA25	0011001xxx	64/32	190000h-19FFFFh	0C8000h-0CFFFFh
SA26	0011010xxx	64/32	1A0000h-1AFFFFh	0D0000h-0D7FFFFh
SA27	0011011xxx	64/32	1B0000h-1BFFFFh	0D8000h-0DFFFFh
SA28	0011100xxx	64/32	1C0000h-1CFFFFh	0E0000h-0E7FFFFh
SA29	0011101xxx	64/32	1D0000h-1DFFFFh	0E8000h-0EFFFFh
SA30	0011110xxx	64/32	1E0000h-1EFFFFh	0F0000h-0F7FFFFh
SA31	0011111xxx	64/32	1F0000h-1FFFFh	0F8000h-0FFFFh
SA32	0100000xxx	64/32	200000h-20FFFFh	100000h-107FFFFh
SA33	0100001xxx	64/32	210000h-21FFFFh	108000h-10FFFFh
SA34	0100010xxx	64/32	220000h-22FFFFh	110000h-117FFFFh
SA35	0100011xxx	64/32	230000h-23FFFFh	118000h-11FFFFh
SA36	0100100xxx	64/32	240000h-24FFFFh	120000h-127FFFFh
SA37	0100101xxx	64/32	250000h-25FFFFh	128000h-12FFFFh
SA38	0100110xxx	64/32	260000h-26FFFFh	130000h-137FFFFh
SA39	0100111xxx	64/32	270000h-27FFFFh	138000h-13FFFFh



MX29LV64xM H/L

Sector	Sector Address A21-A12	Sector Size (Kbytes/Kwords)	(x8) Address Range	(x16) Address Range
SA40	0101000xxx	64/32	280000h-28FFFFh	140000h-147FFFh
SA41	0101001xxx	64/32	290000h-29FFFFh	148000h-14FFFFh
SA42	0101010xxx	64/32	2A0000h-2AFFFFh	150000h-157FFFh
SA43	0101011xxx	64/32	2B0000h-2BFFFFh	158000h-15FFFFh
SA44	0101100xxx	64/32	2C0000h-2CFFFFh	160000h-147FFFh
SA45	0101101xxx	64/32	2D0000h-2DFFFFh	168000h-14FFFFh
SA46	0101110xxx	64/32	2E0000h-2EFFFFh	170000h-177FFFh
SA47	0101111xxx	64/32	2F0000h-2FFFFFh	178000h-17FFFFh
SA48	0110000xxx	64/32	300000h-30FFFFh	180000h-187FFFh
SA49	0110001xxx	64/32	310000h-31FFFFh	188000h-18FFFFh
SA50	0110010xxx	64/32	320000h-32FFFFh	190000h-197FFFh
SA51	0110011xxx	64/32	330000h-33FFFFh	198000h-19FFFFh
SA52	0110100xxx	64/32	340000h-34FFFFh	1A0000h-1A7FFFh
SA53	0110101xxx	64/32	350000h-35FFFFh	1A8000h-1AFFFFh
SA54	0110110xxx	64/32	360000h-36FFFFh	1B0000h-1B7FFFh
SA55	0110111xxx	64/32	370000h-37FFFFh	1B8000h-1BFFFFh
SA56	0111000xxx	64/32	380000h-38FFFFh	1C0000h-1C7FFFh
SA57	0111001xxx	64/32	390000h-39FFFFh	1C8000h-1CFFFFh
SA58	0111010xxx	64/32	3A0000h-3AFFFFh	1D0000h-1D7FFFh
SA59	0111011xxx	64/32	3B0000h-3BFFFFh	1D8000h-1DFFFFh
SA60	0111100xxx	64/32	3C0000h-3CFFFFh	1E0000h-1E7FFFh
SA61	0111101xxx	64/32	3D0000h-3DFFFFh	1E8000h-1EFFFFh
SA62	0111110xxx	64/32	3E0000h-3EFFFFh	1F0000h-1F7FFFh
SA63	0111111xxx	64/32	3F0000h-3FFFFFh	1F8000h-1FFFFFh
SA64	1000000xxx	64/32	400000h-40FFFFh	200000h-207FFFh
SA65	1000001xxx	64/32	410000h-41FFFFh	208000h-20FFFFh
SA66	1000010xxx	64/32	420000h-42FFFFh	210000h-217FFFh
SA67	1000011xxx	64/32	430000h-43FFFFh	218000h-21FFFFh
SA68	1000100xxx	64/32	440000h-44FFFFh	220000h-227FFFh
SA69	1000101xxx	64/32	450000h-45FFFFh	228000h-22FFFFh
SA70	1000110xxx	64/32	460000h-46FFFFh	230000h-237FFFh
SA71	1000111xxx	64/32	470000h-47FFFFh	238000h-23FFFFh
SA72	1001000xxx	64/32	480000h-48FFFFh	240000h-247FFFh
SA73	1001001xxx	64/32	490000h-49FFFFh	248000h-24FFFFh
SA74	1001010xxx	64/32	4A0000h-4AFFFFh	250000h-257FFFh
SA75	1001011xxx	64/32	4B0000h-4BFFFFh	258000h-25FFFFh
SA76	1001100xxx	64/32	4C0000h-4CFFFFh	260000h-247FFFh
SA77	1001101xxx	64/32	4D0000h-4DFFFFh	268000h-24FFFFh
SA78	1001110xxx	64/32	4E0000h-4EFFFFh	270000h-277FFFh
SA79	1001111xxx	64/32	4F0000h-4FFFFFh	278000h-27FFFFh



MX29LV64xM H/L

Sector	Sector Address A21-A12	Sector Size (Kbytes/Kwords)	(x8) Address Range	(x16) Address Range
SA80	1010000xxx	64/32	500000h-50FFFFh	280000h-287FFFh
SA81	1010001xxx	64/32	510000h-51FFFFh	288000h-28FFFFh
SA82	1010010xxx	64/32	520000h-52FFFFh	290000h-297FFFh
SA83	1010011xxx	64/32	530000h-53FFFFh	298000h-29FFFFh
SA84	1010100xxx	64/32	540000h-54FFFFh	2A0000h-2A7FFFh
SA85	1010101xxx	64/32	550000h-55FFFFh	2A8000h-2AFFFFh
SA86	1010110xxx	64/32	560000h-56FFFFh	2B0000h-2B7FFFh
SA87	1010111xxx	64/32	570000h-57FFFFh	2B8000h-2BFFFFh
SA88	1011000xxx	64/32	580000h-58FFFFh	2C0000h-2C7FFFh
SA89	1011001xxx	64/32	590000h-59FFFFh	2C8000h-2CFFFFh
SA90	1011010xxx	64/32	5A0000h-5AFFFFh	2D0000h-2D7FFFh
SA91	1011011xxx	64/32	5B0000h-5BFFFFh	2D8000h-2DFFFFh
SA92	1011100xxx	64/32	5C0000h-5CFFFFh	2E0000h-2E7FFFh
SA93	1011101xxx	64/32	5D0000h-5DFFFFh	2E8000h-2EFFFFh
SA94	1011110xxx	64/32	5E0000h-5EFFFFh	2F0000h-2F7FFFh
SA95	1011111xxx	64/32	5F0000h-5FFFFFh	2F8000h-2FFFFFh
SA96	1100000xxx	64/32	600000h-60FFFFh	300000h-307FFFh
SA97	1100001xxx	64/32	610000h-61FFFFh	308000h-30FFFFh
SA98	1100010xxx	64/32	620000h-62FFFFh	310000h-317FFFh
SA99	1100011xxx	64/32	630000h-63FFFFh	318000h-31FFFFh
SA100	1100100xxx	64/32	640000h-64FFFFh	320000h-327FFFh
SA101	1100101xxx	64/32	650000h-65FFFFh	328000h-32FFFFh
SA102	1100110xxx	64/32	660000h-66FFFFh	330000h-337FFFh
SA103	1100111xxx	64/32	670000h-67FFFFh	338000h-33FFFFh
SA104	1101000xxx	64/32	680000h-68FFFFh	340000h-347FFFh
SA105	1101001xxx	64/32	690000h-69FFFFh	348000h-34FFFFh
SA106	1101010xxx	64/32	6A0000h-6AFFFFh	350000h-357FFFh
SA107	1101011xxx	64/32	6B0000h-6BFFFFh	358000h-35FFFFh
SA108	1101100xxx	64/32	6C0000h-6CFFFFh	360000h-367FFFh
SA109	1101101xxx	64/32	6D0000h-6DFFFFh	368000h-36FFFFh
SA110	1101110xxx	64/32	6E0000h-6EFFFFh	370000h-377FFFh
SA111	1101111xxx	64/32	6F0000h-6FFFFFh	378000h-37FFFFh
SA112	1110000xxx	64/32	700000h-70FFFFh	380000h-387FFFh
SA113	1110001xxx	64/32	710000h-71FFFFh	388000h-38FFFFh
SA114	1110010xxx	64/32	720000h-72FFFFh	390000h-397FFFh
SA115	1110011xxx	64/32	730000h-73FFFFh	398000h-39FFFFh
SA116	1110100xxx	64/32	740000h-74FFFFh	3A0000h-3A7FFFh
SA117	1110101xxx	64/32	750000h-75FFFFh	3A8000h-3AFFFFh
SA118	1110110xxx	64/32	760000h-76FFFFh	3B0000h-3B7FFFh
SA119	1110111xxx	64/32	770000h-77FFFFh	3B8000h-3BFFFFh



MX29LV64xM H/L

Sector	Sector Address A21-A12	Sector Size (Kbytes/Kwords)	(x8) Address Range	(x16) Address Range
SA120	1111000xxx	64/32	780000h-78FFFFh	3C0000h-3C7FFFh
SA121	1111001xxx	64/32	790000h-79FFFFh	3C8000h-3CFFFFh
SA122	1111010xxx	64/32	7A0000h-7AFFFFh	3D0000h-3D7FFFh
SA123	1111011xxx	64/32	7B0000h-7BFFFFh	3D8000h-3DFFFFh
SA124	1111100xxx	64/32	7C0000h-7CFFFFh	3E0000h-3E7FFFh
SA125	1111101xxx	64/32	7D0000h-7DFFFFh	3E8000h-3EFFFFh
SA126	1111110xxx	64/32	7E0000h-7EFFFFh	3F0000h-3F7FFFh
SA127	1111111xxx	64/32	7F0000h-7FFFFFFh	3F8000h-3FFFFFFh

Note: The address range is A21:A-1 in byte mode (BYTE#=VIL) or A20:A0 in word mode (BYTE#=VIH)



MX29LV64xM H/L

MX29LV640M H/L Sector Group Protection Address Table

Sector Group	A21-A15
SA0	0000000
SA1	0000001
SA2	0000010
SA3	0000011
SA4-SA7	00001xx
SA8-SA11	00010xx
SA12-SA15	00011xx
SA16-SA19	00100xx
SA20-SA23	00101xx
SA24-SA27	00110xx
SA28-SA31	00111xx
SA32-SA35	01000xx
SA36-SA39	01001xx
SA40-SA43	01010xx
SA44-SA47	01011xx
SA48-SA51	01100xx
SA52-SA55	01101xx
SA56-SA59	01110xx
SA60-SA63	01111xx
SA64-SA67	10000xx
SA68-SA71	10001xx
SA72-SA75	10010xx
SA76-SA79	10011xx
SA80-SA83	10100xx
SA84-SA87	10101xx
SA88-SA91	10110xx
SA92-SA95	10111xx
SA96-SA99	11000xx
SA100-SA103	11001xx
SA104-SA107	11010xx
SA108-SA111	11011xx
SA112-SA115	11100xx
SA116-SA119	11101xx
SA120-SA123	11110xx
SA124	1111100
SA125	1111101
SA126	1111110
SA127	1111111

MX29LV641M H/L Sector Group Protection Address Table

Sector Group	A21-A15
SA0-SA3	00000
SA4-SA7	00001
SA8-SA11	00010
SA12-SA15	00011
SA16-SA19	00100
SA20-SA23	00101
SA24-SA27	00110
SA28-SA31	00111
SA32-SA35	01000
SA36-SA39	01001
SA40-SA43	01010
SA44-SA47	01011
SA48-SA51	01100
SA52-SA55	01101
SA56-SA59	01110
SA60-SA63	01111
SA64-SA67	10000
SA68-SA71	10001
SA72-SA75	10010
SA76-SA79	10011
SA80-SA83	10100
SA84-SA87	10101
SA88-SA91	10110
SA92-SA95	10111
SA96-SA99	11000
SA100-SA103	11001
SA104-SA107	11010
SA108-SA111	11011
SA112-SA115	11100
SA116-SA119	11101
SA120-SA123	11110
SA124-SA127	11111

Table 1. BUS OPERATION (1)

Operation	CE#	OE#	WE#	RE-SET#	WP#	ACC	Address	Q0~Q7	Q8~Q15	
									Word Mode	Byte Mode
Read	L	L	H	H	X	X	A _{IN}	D _{OUT}	D _{OUT}	Q8-Q14= High Z Q15=A-1
Write (Program/Erase)	L	H	L	H	(Note 3)	X	A _{IN}	(Note 4)	(Note 4)	Q8-Q14= High Z Q15=A-1
Accelerated Program	L	H	L	H	(Note 3)	V _{HH}	A _{IN}	(Note 4)	(Note 4)	Q8-Q14= High Z Q15=A-1
Standby	VCC±0.3V	X	X	VCC±0.3V	X	H	X	High-Z	High-Z	High-Z
Output Disable	L	H	H	H	X	X	X	High-Z	High-Z	High-Z
Reset	X	X	X	L	X	X	X	High-Z	High-Z	High-Z
Sector Group Protect (Note 2)	L	H	L	V _{ID}	H	X	Sector Addresses, A6=L, A3=L, A2=L, A1=H, A0=L	(Note 4)	X	X
Chip unprotect (Note 2)	L	H	L	V _{ID}	H	X	Sector Addresses, A6=H, A3=L, A2=L, A1=H, A0=L	(Note 4)	X	X
Temporary Sector Group Unprotect	X	X	X	V _{ID}	H	X	A _{IN}	(Note 4)	(Note 4)	High-Z

Legend:

L=Logic LOW=V_{IL}, H=Logic High=V_{IH}, V_{ID}=12.0±0.5V, V_{HH}=12.0±0.5V, X=Don't Care, A_{IN}=Address IN, D_{IN}=Data IN, D_{OUT}=Data OUT

Notes:

1. Address are A21:A0 in word mode; A21:A-1 in byte mode. Sector addresses are A21:A15 in both modes.
2. The sector group protect and chip unprotect functions may also be implemented via programming equipment. See the "Sector Group Protection and Chip Unprotect" section.
3. If WP#=V_{IL}, the first sectors remain protected. If WP#=V_{IH}, the highest or lowest sector protection depends on whether they were last protected or unprotect using the method described in "Sector/ Sector Block Protection and Unprotect".
4. D_{IN} or D_{OUT} as required by command sequence, Data# polling or sector protect algorithm (see Figure 15).

Table 2. AUTOSELECT CODES (High Voltage Method)

Description		CE#	OE#	WE#	A21	A14	A9	A8	A6	A5	A3	A1	A0	Q8 to Q15		Q7 to Q0
					to A15	to A10		to A7		to A4	to A2		Word Mode	Byte Mode		
Manufacturer ID		L	L	H	X	X	VID	X	L	X	L	L	L	00	X	C2h
29LV640MH/L	Cycle 1	L	L	H	X	X	VID	X	L	X	L	L	H	22	X	7Eh
	Cycle 2										H	H	L	22	X	0Ch
	Cycle 3										H	H	H	22	X	01h
29LV641MH/L	Cycle 1	L	L	H	X	X	VID	X	L	X	L	L	H	22	-	7Eh
	Cycle 2										H	H	L	22	-	13h
	Cycle 3										H	H	H	22	-	01h
Sector Group Protection Verification		L	L	H	SA	X	VID	X	L	X	L	H	L	X	X	01h (protected),
																00h (unprotected)
Secured Silicon Sector Indicator Bit (Q7), WP# protects highest address sector		L	L	H	X	X	VID	X	L	X	L	H	H	X	X	98h (factory locked),
																18h (not factory locked)
Secured Silicon Sector Indicator Bit (Q7), WP# protects lowest address sector		L	L	H	X	X	VID	X	L	X	L	H	H	X	X	88h (factory locked),
																08h (not factory locked)

Legend: L = Logic Low = VIL, H = Logic High = VIH, SA = Sector Address, X = Don't care.

REQUIREMENTS FOR READING ARRAY DATA

To read array data from the outputs, the system must drive the CE# and OE# pins to VIL. CE# is the power control and selects the device. OE# is the output control and gates array data to the output pins. WE# should remain at VIH.

The internal state machine is set for reading array data upon device power-up, or after a hardware reset. This ensures that no spurious alteration of the memory content occurs during the power transition. No command is necessary in this mode to obtain array data. Standard microprocessor read cycles that assert valid address on the device address inputs produce valid data on the device data outputs. The device remains enabled for read access until the command register contents are altered.

PAGE MODE READ

The MX29LV64xM H/L offers "fast page mode read" function. This mode provides faster read access speed for random locations within a page. The page size of the device is 4 words/8 bytes. The appropriate page is selected by the higher address bits A0~A1(Word Mode)/A-1~A1(Byte Mode) This is an asynchronous operation; the microprocessor supplies the specific word location.

The system performance could be enhanced by initiating 1 normal read and 3 fast page read (for word mode A0-A1) or 7 fast page read (for byte mode A-1~A1). When CE# is deasserted and reasserted for a subsequent access, the access time is tACC or tCE. Fast page mode accesses are obtained by keeping the "read-page addresses" constant and changing the "intra-read page" addresses.

WRITING COMMANDS/COMMAND SEQUENCES

To program data to the device or erase sectors of memory, the system must drive WE# and CE# to VIL, and OE# to VIH.

An erase operation can erase one sector, multiple sectors, or the entire device. Table indicates the address space that each sector occupies. A "sector address"

consists of the address bits required to uniquely select a sector. The "Writing specific address and data commands or sequences into the command register initiates device operations. Table 1 defines the valid register command sequences. Writing incorrect address and data values or writing them in the improper sequence resets the device to reading array data. Section has details on erasing a sector or the entire chip, or suspending/resuming the erase operation.

After the system writes the Automatic Select command sequence, the device enters the Automatic Select mode. The system can then read Automatic Select codes from the internal register (which is separate from the memory array) on Q7-Q0. Standard read cycle timings apply in this mode. Refer to the Automatic Select Mode and Automatic Select Command Sequence section for more information.

ICC2 in the DC Characteristics table represents the active current specification for the write mode. The "AC Characteristics" section contains timing specification table and timing diagrams for write operations.

WRITE BUFFER

Write Buffer Programming allows the system to write a maximum of 16 words/32 bytes in one programming operation. This results in faster effective programming time than the standard programming algorithms. See "Write Buffer" for more information.

ACCELERATED PROGRAM OPERATION

The device offers accelerated program operations through the ACC function. This is one of two functions provided by the ACC pin. This function is primarily intended to allow faster manufacturing throughput at the factory.

If the system asserts VHH on this pin, the device automatically enters the aforementioned Unlock Bypass mode, temporarily unprotects any protected sectors, and uses the higher voltage on the pin to reduce the time required for program operations. The system would use a two-cycle program command sequence as required by the Unlock Bypass mode. Removing VHH from the ACC pin must not be at VHH for operations other than accelerated programming, or device damage may result.

STANDBY MODE

When using both pins of CE# and RESET#, the device enter CMOS Standby with both pins held at $V_{CC} \pm 0.3V$. If CE# and RESET# are held at V_{IH} , but not within the range of $V_{CC} \pm 0.3V$, the device will still be in the standby mode, but the standby current will be larger. During Auto Algorithm operation, V_{CC} active current ($ICC2$) is required even CE# = "H" until the operation is completed. The device can be read with standard access time (t_{CE}) from either of these standby modes, before it is ready to read data.

AUTOMATIC SLEEP MODE

The automatic sleep mode minimizes Flash device energy consumption. The device automatically enables this mode when address remain stable for $t_{ACC} + 30ns$. The automatic sleep mode is independent of the CE#, WE#, and OE# control signals. Standard address access timings provide new data when addresses are changed. While in sleep mode, output data is latched and always available to the system. $ICC4$ in the DC Characteristics table represents the automatic sleep mode current specification.

OUTPUT DISABLE

With the OE# input at a logic high level (V_{IH}), output from the devices are disabled. This will cause the output pins to be in a high impedance state.

RESET# OPERATION

The RESET# pin provides a hardware method of resetting the device to reading array data. When the RESET# pin is driven low for at least a period of t_{RP} , the device immediately terminates any operation in progress, tristates all output pins, and ignores all read/write commands for the duration of the RESET# pulse. The device also resets the internal state machine to reading array data. The operation that was interrupted should be reinitiated once the device is ready to accept another command sequence, to ensure data integrity

Current is reduced for the duration of the RESET# pulse. When RESET# is held at $V_{SS} \pm 0.3V$, the device draws CMOS standby current ($ICC4$). If RESET# is held at V_{IL}

but not within $V_{SS} \pm 0.3V$, the standby current will be greater.

The RESET# pin may be tied to system reset circuitry. A system reset would that also reset the Flash memory, enabling the system to read the boot-up firmware from the Flash memory.

If RESET# is asserted during a program or erase operation, the RY/BY# pin remains a "0" (busy) until the internal reset operation is complete, which requires a time of t_{READY} (during Embedded Algorithms). The system can thus monitor RY/BY# to determine whether the reset operation is complete. If RESET# is asserted when a program or erase operation is completed within a time of t_{READY} (not during Embedded Algorithms). The system can read data t_{RH} after the RESET# pin returns to V_{IH} .

Refer to the AC Characteristics tables for RESET# parameters and to Figure 3 for the timing diagram.

SECTOR GROUP PROTECT OPERATION

The MX29LV64xM H/L features hardware sector group protection. This feature will disable both program and erase operations for these sector group protected. In this device, a sector group consists of four adjacent sectors which are protected or unprotected at the same time. To activate this mode, the programming equipment must force VID on address pin A9 and control pin OE#, (suggest VID = 12V) A6 = V_{IL} and CE# = V_{IL} . (see Table 2) Programming of the protection circuitry begins on the falling edge of the WE# pulse and is terminated on the rising edge. Please refer to sector group protect algorithm and waveform.

MX29LV64xM H/L also provides another method. Which requires VID on the RESET# only. This method can be implemented either in-system or via programming equipment. This method uses standard microprocessor bus cycle timing.

To verify programming of the protection circuitry, the programming equipment must force VID on address pin A9 (with CE# and OE# at V_{IL} and WE# at V_{IH}). When A1=1, it will produce a logical "1" code at device output Q0 for a protected sector. Otherwise the device will produce 00H for the unprotected sector. In this mode, the addresses, except for A1, are don't care. Address locations with A1 = V_{IL} are reserved to read manufacturer and device codes. (Read Silicon ID)

It is also possible to determine if the group is protected in the system by writing a Read Silicon ID command. Performing a read operation with A1=VIH, it will produce a logical "1" at Q0 for the protected sector.

CHIP UNPROTECT OPERATION

The MX29LV64xM H/L also features the chip unprotect mode, so that all sectors are unprotected after chip unprotect is completed to incorporate any changes in the code. It is recommended to protect all sectors before activating chip unprotect mode.

To activate this mode, the programming equipment must force VID on control pin OE# and address pin A9. The CE# pins must be set at VIL. Pins A6 must be set to VIH. (see Table 2) Refer to chip unprotect algorithm and waveform for the chip unprotect algorithm. The unprotect mechanism begins on the falling edge of the WE# pulse and is terminated on the rising edge.

MX29LV64xM H/L also provides another method. Which requires VID on the RESET# only. This method can be implemented either in-system or via programming equipment. This method uses standard microprocessor bus cycle timing.

It is also possible to determine if the chip is unprotect in the system by writing the Read Silicon ID command. Performing a read operation with A1=VIH, it will produce 00H at data outputs (Q0-Q7) for an unprotect sector. It is noted that all sectors are unprotected after the chip unprotect algorithm is completed.

WRITE PROTECT (WP#)

The write protect function provides a hardware method to protect sector without using V_{ID}.

If the system asserts VIL on the WP# pin, the device disables program and erase functions in the first (MX29LV64xMH) or last (MX29LV64xML) sector independently of whether those sectors were protected or unprotect using the method described in Sector/Sector Group Protection and Chip Unprotect".

If the system asserts VIH on the WP# pin, the device reverts to whether the first (MX29LV64xMH) or last (MX29LV64xML) sector were last set to be protected or

unprotect. That is, sector protection or unprotection for these two sectors depends on whether they were last protected or unprotect using the method described in "Sector/Sector Group Protection and Chip Unprotect".

Note that the WP# pin must not be left floating or unconnected; inconsistent behavior of the device may result.

TEMPORARY SECTOR GROUP UNPROTECT OPERATION

This feature allows temporary unprotect of previously protected sector to change data in-system. The Temporary Sector Unprotect mode is activated by setting the RESET# pin to VID(11.5V-12.5V). During this mode, formerly protected sectors can be programmed or erased as unprotect sector. Once VID is remove from the RESET# pin, all the previously protected sectors are protected again.

SILICON ID READ OPERATION

Flash memories are intended for use in applications where the local CPU alters memory contents. As such, manufacturer and device codes must be accessible while the device resides in the target system. PROM programmers typically access signature codes by raising A9 to a high voltage. However, multiplexing high voltage onto address lines is not generally desired system design practice.

MX29LV64xM H/L provides hardware method to access the silicon ID read operation. Which method requires VID on A9 pin, VIL on CE#, OE#, A6, and A1 pins. Which apply VIL on A0 pin, the device will output MXIC's manufacture code of which apply VIH on A0 pin, the device will output MX29LV64xM H/L device code.

VERIFY SECTOR GROUP PROTECT STATUS OPERATION

MX29LV64xM H/L provides hardware method for sector group protect status verify. Which method requires VID on A9 pin, VIH on WE# and A1 pins, VIL on CE#, OE#, A6, and A0 pins, and sector address on A16 to A21 pins. Which the identified sector is protected, the device will output 01H. Which the identified sector is not protect, the device will output 00H.

DATA PROTECTION

The MX29LV64xM H/L is designed to offer protection against accidental erasure or programming caused by spurious system level signals that may exist during power transition. During power up the device automatically resets the state machine in the Read mode. In addition, with its control register architecture, alteration of the memory contents only occurs after successful completion of specific command sequences. The device also incorporates several features to prevent inadvertent write cycles resulting from VCC power-up and power-down transition or system noise.

SECURED SILICON SECTOR

The MX29LV64xM H/L features a OTP memory region where the system may access through a command sequence to create a permanent part identification as so called Electronic Serial Number (ESN) in the device. Once this region is programmed, any further modification on the region is impossible. The secured silicon sector is a 128 words in length, and uses a Secured Silicon Sector Indicator Bit (Q7) to indicate whether or not the Secured Silicon Sector is locked when shipped from the factory. This bit is permanently set at the factory and cannot be changed, which prevent duplication of a factory locked part. This ensures the security of the ESN once the product is shipped to the field.

The MX29LV64xM H/L offers the device with Secured Silicon Sector either factory locked or customer lockable. The factory-locked version is always protected when shipped from the factory, and has the Secured Silicon Sector Indicator Bit permanently set to a "1". The customer-lockable version is shipped with the Secured Silicon Sector unprotected, allowing customers to utilize that sector in any form they prefer. The customer-lockable version has the secured sector Indicator Bit permanently set to a "0". Therefore, the Secured Silicon Sector Indicator Bit prevents customer, lockable device from being used to replace devices that are factory locked.

The system access the Secured Silicon Sector through a command sequence (refer to "Enter Secured Silicon/ Exit Secured Silicon Sector command Sequence). After the system has written the Enter Secured Silicon Sector command sequence, it may read the Secured Silicon Sector by using the address normally occupied by the first sector SA0. Once entry the Secured Silicon Sector the operation of boot sectors is disabled but the operation

of main sectors is as normally. This mode of operation continues until the system issues the Exit Secured Silicon Sector command sequence, or until power is removed from the device. On power-up, or following a hardware reset, the device reverts to sending command to sector SA0.

Secured Silicon Sector address range	ESN factory locked	Customer lockable
000000h-000007h	ESN	Determined by
000008h-00007Fh	Unavailable	Customer

FACTORY LOCKED:Secured Silicon Sector Programmed and Protected At the Factory

In device with an ESN, the Secured Silicon Sector is protected when the device is shipped from the factory. The Secured Silicon Sector cannot be modified in any way. A factory locked device has an 8-word random ESN at address 000000h-000007h.

CUSTOMER LOCKABLE:Secured Silicon Sector NOT Programmed or Protected At the Factory

As an alternative to the factory-locked version, the device may be ordered such that the customer may program and protect the 128-word Secured Silicon Sector. Programming and protecting the Secured Silicon Sector must be used with caution since, once protected, there is no procedure available for unprotected the Secured Silicon Sector area and none of the bits in the Secured Silicon Sector memory space can be modified in any way.

The Secured Silicon Sector area can be protected using one of the following procedures:

Write the three-cycle Enter Secured Silicon Sector Region command sequence, and then follow the in-system sector protect algorithm as shown in Figure 15, except that RESET# may be at either VIH or VID. This allows in-system protection of the Secured Silicon Sector without raising any device pin to a high voltage. Note that method is only applicable to the Secured Silicon Sector.

Write the three-cycle Enter Secured Silicon Sector Region command sequence, and then alternate method of sector protection described in the "Sector Group Protection and Unprotect" section.

Once the Secured Silicon Sector is programmed, locked and verified, the system must write the Exit Secured Silicon Sector Region command sequence to return to reading and writing the remainder of the array.

LOW VCC WRITE INHIBIT

When VCC is less than VLKO the device does not accept any write cycles. This protects data during VCC power-up and power-down. The command register and all internal program/erase circuits are disabled, and the device resets. Subsequent writes are ignored until VCC is greater than VLKO. The system must provide the proper signals to the control pins to prevent unintentional write when VCC is greater than VLKO.

WRITE PULSE "GLITCH" PROTECTION

Noise pulses of less than 5ns (typical) on CE# or WE# will not initiate a write cycle.

LOGICAL INHIBIT

Writing is inhibited by holding any one of OE# = VIL, CE# = VIH or WE# = VIH. To initiate a write cycle CE# and WE# must be a logical zero while OE# is a logical one.

POWER-UP SEQUENCE

The MX29LV64xM H/L powers up in the Read only mode. In addition, the memory contents may only be altered after successful completion of the predefined command sequences.

POWER-UP WRITE INHIBIT

If WE#=CE#=VIL and OE#=VIH during power up, the device does not accept commands on the rising edge of WE#. The internal state machine is automatically reset to the read mode on power-up.

POWER SUPPLY DE COUPLING

In order to reduce power switching effect, each device should have a 0.1uF ceramic capacitor connected between its VCC and GND.

SOFTWARE COMMAND DEFINITIONS

Device operations are selected by writing specific address and data sequences into the command register. Writing incorrect address and data values or writing them in the improper sequence will reset the device to the read mode. Table 3 defines the valid register command sequences. Note that the Erase Suspend (B0H) and

Erase Resume (30H) commands are valid only while the Sector Erase operation is in progress. Either of the two reset command sequences will reset the device (when applicable).

All addresses are latched on the falling edge of WE# or CE#, whichever happens later. All data are latched on rising edge of WE# or CE#, whichever happens first.

TABLE 3. MX29LV64xM H/L COMMAND DEFINITIONS

Command	Bus Cycles	First Bus Cycle		Second Bus Cycle		Third Bus Cycle		Fourth Bus Cycle		Fifth Bus Cycle		Sixth Bus Cycle	
		Addr	Data	Addr	Data	Addr	Data	Addr	Data	Addr	Data	Addr	Data
Read (Note 5)	1	RA	RD										
Reset (Note 6)	1	XXX	F0										
Automatic Select (Note 7)													
Manufacturer ID	Word	4	555	AA	2AA	55	555	90	X00	C2H			
	Byte	4	AAA	AA	555	55	AAA	90	X00	C2H			
Device ID (Note 8)	Word	4	555	AA	2AA	55	555	90	X01	ID1	X0E	ID2	X0F
	Byte	4	AAA	AA	555	55	AAA	90	X02	ID1	X1C	ID2	X1E
Secured Sector Factory Protect (Note 9)	Word	4	555	AA	2AA	55	555	90	X03	see note 9			
	Byte	4	AAA	AA	555	55	AAA	90	X06				
Sector Group Protect Verify (Note 10)	Word	4	555	AA	2AA	55	555	90	(SA)X02	XX00/			
	Byte	4	AAA	AA	555	55	AAA	90	(SA)X04	XX01			
Enter Secured Silicon Sector	Word	3	555	AA	2AA	55	555	88					
	Byte	3	AAA	AA	555	55	AAA	88					
Exit Secured Silicon Sector	Word	4	555	AA	2AA	55	555	90	XXX	00			
	Byte	4	AAA	AA	555	55	AAA	90	XXX	00			
Program	Word	4	555	AA	2AA	55	555	A0	PA	PD			
	Byte	4	AAA	AA	555	55	AAA	A0	PA	PD			
Write to Buffer (Note 11)	Word	6	555	AA	2AA	55	SA	25	SA	WC	PA	PD	WBL
	Byte	6	AAA	AA	555	55	SA	25	SA	BC	PA	PD	WBL
Program Buffer to Flash	Word	1	SA	29									
	Byte	1	SA	29									
Write to Buffer Abort Reset (Note 12)	Word	3	555	AA	2AA	55	555	F0					
	Byte	3	AAA	AA	555	55	AAA	F0					
Chip Erase	Word	6	555	AA	2AA	55	555	80	555	AA	2AA	55	555
	Byte	6	AAA	AA	555	55	AAA	80	AAA	AA	555	55	AAA
Sector Erase	Word	6	555	AA	2AA	55	555	80	555	AA	2AA	55	SA
	Byte	6	AAA	AA	555	55	AAA	80	AAA	AA	555	55	SA
Program/Erase Suspend (Note 13)	1	XXX	B0										
Program/Erase Resume (Note 14)	1	XXX	30										
CFI Query (Note 15)	Word	1	55	98									
	Byte	1	AA	98									

Legend:

X=Don't care

RA=Address of the memory location to be read.

RD=Data read from location RA during read operation.

PA=Address of the memory location to be programmed.

Addresses are latched on the falling edge of the WE# or CE# pulse, whichever happen later.

DDI=Data of device identifier

C2H for manufacture code

PD=Data to be programmed at location PA. Data is latched on the rising edge of WE# or CE# pulse.

SA=Address of the sector to be erase or verified (in autoselect mode).

Address bits A21-A12 uniquely select any sector.

WBL=Write Buffer Location. Address must be within the same write buffer page as PA.

WC=Word Count. Number of write buffer locations to load minus 1.

BC=Byte Count. Number of write buffer locations to load minus 1.

Notes:

1. See Table 1 for descriptions of bus operations.
2. All values are in hexadecimal.
3. Except when reading array or automatic select data, all bus cycles are write operation.
4. Address bits are don't care for unlock and command cycles, except when PA or SA is required.
5. No unlock or command cycles required when device is in read mode.
6. The Reset command is required to return to the read mode when the device is in the automatic select mode or if Q5 goes high.
7. The fourth cycle of the automatic select command sequence is a read cycle.
8. The device ID must be read in three cycles. The data is 01h for top boot and 00h for bottom boot.
9. If WP# protects the highest address sectors, the data is 98h for factory locked and 18h for not factory locked. If WP# protects the lowest address sectors, the data is 88h for factory locked and 08h for not factor locked.
10. The data is 00h for an unprotected sector/sector block and 01h for a protected sector/sector block.
11. The total number of cycles in the command sequence is determined by the number of words written to the write buffer. The maximum number of cycles in the command sequence is 21(Word Mode) / 37(Byte Mode).
12. Command sequence resets device for next command after aborted write-to-buffer operation.
13. The system may read and program functions in non-erasing sectors, or enter the automatic select mode, when in the erase Suspend mode. The Erase Suspend command is valid only during a sector erase operation.
14. The Erase Resume command is valid only during the Erase Suspend mode.
15. Command is valid when device is ready to read array data or when device is in automatic select mode.

READING ARRAY DATA

The device is automatically set to reading array data after device power-up. No commands are required to retrieve data. The device is also ready to read array data after completing an Automatic Program or Automatic Erase algorithm.

After the device accepts an Erase Suspend command, the device enters the Erase Suspend mode. The system can read array data using the standard read timings, except that if it reads at an address within erase-suspended sectors, the device outputs status data. After completing a programming operation in the Erase Suspend mode, the system may once again read array data with the same exception. See Erase Suspend/Erase Resume Commands for more information on this mode. The system must issue the reset command to re-enable the device for reading array data if Q5 goes high, or while in the automatic select mode. See the "Reset Command" section, next.

RESET COMMAND

Writing the reset command to the device resets the device to reading array data. Address bits are don't care for this command.

The reset command may be written between the sequence cycles in an erase command sequence before erasing begins. This resets the device to reading array data. Once erasure begins, however, the device ignores reset commands until the operation is complete.

The reset command may be written between the sequence cycles in a program command sequence before programming begins. This resets the device to reading array data (also applies to programming in Erase Suspend mode). Once programming begins, however, the device ignores reset commands until the operation is complete.

The reset command may be written between the sequence cycles in an SILICON ID READ command sequence. Once in the SILICON ID READ mode, the reset command must be written to return to reading array data (also applies to SILICON ID READ during Erase Suspend).

If Q5 goes high during a program or erase operation, writing the reset command returns the device to reading

array data (also applies during Erase Suspend).

SILICON ID READ COMMAND SEQUENCE

The SILICON ID READ command sequence allows the host system to access the manufacturer and device codes, and determine whether or not a sector is protected. Table 2 shows the address and data requirements. This method is an alternative to that shown in Table 1, which is intended for PROM programmers and requires VID on address bit A9.

The SILICON ID READ command sequence is initiated by writing two unlock cycles, followed by the SILICON ID READ command. The device then enters the SILICON ID READ mode, and the system may read at any address any number of times, without initiating another command sequence. A read cycle at address XX00h retrieves the manufacturer code. A read cycle at address XX01h returns the device code. A read cycle containing a sector address (SA) and the address 02h returns 01h if that sector is protected, or 00h if it is unprotected. Refer to Table for valid sector addresses.

The system must write the reset command to exit the automatic select mode and return to reading array data.

BYTE/WORD PROGRAM COMMAND SEQUENCE

The command sequence requires four bus cycles, and is initiated by writing two unlock write cycles, followed by the program set-up command. The program address and data are written next, which in turn initiate the Embedded Program algorithm. The system is not required to provide further controls or timings. The device automatically generates the program pulses and verifies the programmed cell margin. Table 3 shows the address and data requirements for the byte program command sequence.

When the Embedded Program algorithm is complete, the device then returns to reading array data and addresses are no longer latched. The system can determine the status of the program operation by using Q7, Q6, or RY/BY#. See "Write Operation Status" for information on these status bits.

Any commands written to the device during the Embedded Program Algorithm are ignored. Note that a hard-

ware reset immediately terminates the programming operation. The Byte/Word Program command sequence should be reinitiated once the device has reset to reading array data, to ensure data integrity.

Programming is allowed in any sequence and across sector boundaries. A bit cannot be programmed from a "0" back to a "1". Attempting to do so may halt the operation and set Q5 to "1", or cause the Data# Polling algorithm to indicate the operation was successful. However, a succeeding read will show that the data is still "0". Only erase operations can convert a "0" to a "1".

Write Buffer Programming

Write Buffer Programming allows the system write to a maximum of 16 words/32 bytes in one programming operation. This results in faster effective programming time than the standard programming algorithms. The Write Buffer Programming command sequence is initiated by first writing two unlock cycles. This is followed by a third write cycle containing the Write Buffer Load command written at the Sector Address in which programming will occur. The fourth cycle writes the sector address and the number of word locations, minus one, to be programmed. For example, if the system will program 6 unique address locations, then 05h should be written to the device. This tells the device how many write buffer addresses will be loaded with data and therefore when to expect the Program Buffer to Flash command. The number of locations to program cannot exceed the size of the write buffer or the operation will abort.

The fifth cycle writes the first address location and data to be programmed. The write-buffer-page is selected by address bits $A_{MAX}-4$. All subsequent address/data pairs must fall within the selected-write-buffer-page. The system then writes the remaining address/data pairs into the write buffer. Write buffer locations may be loaded in any order.

The write-buffer-page address must be the same for all address/data pairs loaded into the write buffer. (This means Write Buffer Programming cannot be performed across multiple write-buffer pages. This also means that Write Buffer Programming cannot be performed across multiple sectors. If the system attempts to load programming data outside of the selected write-buffer page, the operation will abort.

Note that if a Write Buffer address location is loaded

multiple times, the address/data pair counter will be decremented for every data load operation. The host system must therefore account for loading a write-buffer location more than once. The counter decrements for each data load operation, not for each unique write-buffer-address location. Note also that if an address location is loaded more than once into the buffer, the final data loaded for that address will be programmed.

Once the specified number of write buffer locations have been loaded, the system must then write the Program Buffer to Flash command at the sector address. Any other address and data combination aborts the Write Buffer Programming operation. The device then begins programming. Data polling should be used while monitoring the last address location loaded into the write buffer. Q7, Q6, Q5, and Q1 should be monitored to determine the device status during Write Buffer Programming.

The write-buffer programming operation can be suspended using the standard program suspend/resume commands. Upon successful completion of the Write Buffer Programming operation, the device is ready to execute the next command.

The Write Buffer Programming Sequence can be aborted in the following ways:

- Load a value that is greater than the page buffer size during the Number of Locations to Program step.
- Write to an address in a sector different than the one specified during the Write-Buffer-Load command.
- Write an Address/Data pair to a different write-buffer-page than the one selected by the Starting Address during the write buffer data loading stage of the operation.
- Write data other than the Confirm Command after the specified number of data load cycles.

The abort condition is indicated by Q1 = 1, Q7 = DATA# (for the last address location loaded), Q6 = toggle, and Q5=0. A Write-to-Buffer-Abort Reset command sequence must be written to reset the device for the next operation. Note that the full 3-cycle Write-to-Buffer-Abort Reset command sequence is required when using Write-Buffer-Programming features in Unlock Bypass mode.

Program Suspend/Program Resume Command Sequence

The Program Suspend command allows the system to interrupt a programming operation or a Write to Buffer

programming operation so that data can be read from any non-suspended sector. When the Program Suspend command is written during a programming process, the device halts the program operation within 15us maximum (5 us typical) and updates the status bits. Addresses are not required when writing the Program Suspend command.

After the programming operation has been suspended, the system can read array data from any non-suspended sector. The Program Suspend command may also be issued during a programming operation while an erase is suspended. In this case, data may be read from any addresses not in Erase Suspend or Program Suspend. If a read is needed from the Secured Silicon Sector area (One-time Program area), then user must use the proper command sequences to enter and exit this region.

The system may also write the autoselect command sequence when the device is in the Program Suspend mode. The system can read as many autoselect codes as required. When the device exits the autoselect mode, the device reverts to the Program Suspend mode, and is ready for another valid operation. See Autoselect Command Sequence for more information.

After the Program Resume command is written, the device reverts to programming. The system can determine the status of the program operation using the Q7 or Q6 status bits, just as in the standard program operation. See Write Operation Status for more information.

SETUP AUTOMATIC CHIP/SECTOR ERASE

Chip erase is a six-bus cycle operation. There are two "unlock" write cycles. These are followed by writing the "set-up" command 80H. Two more "unlock" write cycles are then followed by the chip erase command 10H, or the sector erase command 30H.

The MX29LV64xM H/L contains a Silicon-ID-Read operation to supplement traditional PROM programming methodology. The operation is initiated by writing the read silicon ID command sequence into the command register. Following the command write, a read cycle with A1=VIL, A0=VIL retrieves the manufacturer code. A read cycle with A1=VIL, A0=VIH returns the device code.

AUTOMATIC CHIP/SECTOR ERASE COMMAND

The device does not require the system to preprogram prior to erase. The Automatic Erase algorithm automatically pre-program and verifies the entire memory for an all zero data pattern prior to electrical erase. The system is not required to provide any controls or timings during these operations. Table 3 shows the address and data requirements for the chip erase command sequence.

Any commands written to the chip during the Automatic Erase algorithm are ignored. Note that a hardware reset during the chip erase operation immediately terminates the operation. The Chip Erase command sequence should be reinitiated once the device has returned to reading array data, to ensure data integrity.

The system can determine the status of the erase operation by using Q7, Q6, Q2, or RY/BY#. See "Write Operation Status" for information on these status bits. When the Automatic Erase algorithm is complete, the device returns to reading array data and addresses are no longer latched.

Figure 10 illustrates the algorithm for the erase operation. See the Erase/Program Operations tables in "AC Characteristics" for parameters, and to Figure 9 for timing diagrams.

SECTOR ERASE COMMANDS

The Automatic Sector Erase does not require the device to be entirely pre-programmed prior to executing the Automatic Set-up Sector Erase command and Automatic Sector Erase command. Upon executing the Automatic Sector Erase command, the device will automatically program and verify the sector(s) memory for an all-zero data pattern. The system is not required to provide any control or timing during these operations.

When the sector(s) is automatically verified to contain an all-zero pattern, a self-timed sector erase and verify begin. The erase and verify operations are complete when the data on Q7 is "1" and the data on Q6 stops toggling for two consecutive read cycles, at which time the device returns to the Read mode. The system is not required to provide any control or timing during these operations.

When using the Automatic Sector Erase algorithm, note that the erase automatically terminates when adequate erase margin has been achieved for the memory array (no erase verification command is required). Sector erase is a six-bus cycle operation. There are two "unlock" write cycles. These are followed by writing the set-up command 80H. Two more "unlock" write cycles are then followed by the sector erase command 30H. The sector address is latched on the falling edge of WE# or CE#, whichever happens later, while the command (data) is latched on the rising edge of WE# or CE#, whichever happens first. Sector addresses selected are loaded into internal register on the sixth falling edge of WE# or CE#, whichever happens later. Each successive sector load cycle started by the falling edge of WE# or CE#, whichever happens later must begin within 50us from the rising edge of the preceding WE# or CE#, whichever happens first. Otherwise, the loading period ends and internal auto sector erase cycle starts. (Monitor Q3 to determine if the sector erase timer window is still open, see section Q3, Sector Erase Timer.) Any command other than Sector Erase(30H) or Erase Suspend(B0H) during the time-out period resets the device to read mode.

ERASE SUSPEND

This command only has meaning while the state machine is executing Automatic Sector Erase operation, and therefore will only be responded during Automatic Sector Erase operation. When the Erase Suspend command is issued during the sector erase operation, the

device requires a maximum 20us to suspend the sector erase operation. However, When the Erase Suspend command is written during the sector erase time-out, the device immediately terminates the time-out period and suspends the erase operation. After this command has been executed, the command register will initiate erase suspend mode. The state machine will return to read mode automatically after suspend is ready. At this time, state machine only allows the command register to respond to the Erase Resume, program data to, or read data from any sector not selected for erasure.

The system can determine the status of the program operation using the Q7 or Q6 status bits, just as in the standard program operation. After an erase-suspend program operation is complete, the system can once again read array data within non-suspended blocks.

ERASE RESUME

This command will cause the command register to clear the suspend state and return back to Sector Erase mode but only if an Erase Suspend command was previously issued. Erase Resume will not have any effect in all other conditions. Another Erase Suspend command can be written after the chip has resumed erasing.

QUERY COMMAND AND COMMON FLASH INTERFACE (CFI) MODE

MX29LV64xM H/L is capable of operating in the CFI mode. This mode all the host system to determine the manufacturer of the device such as operating parameters and configuration. Two commands are required in CFI mode. Query command of CFI mode is placed first, then the Reset command exits CFI mode. These are described in Table 4.

The single cycle Query command is valid only when the device is in the Read mode, including Erase Suspend, Standby mode, and Read ID mode; however, it is ignored otherwise.

The Reset command exits from the CFI mode to the Read mode, or Erase Suspend mode, or read ID mode. The command is valid only when the device is in the CFI mode.

Table 4-1. CFI mode: Identification Data Values
(All values in these tables are in hexadecimal)

Description	Address h (x16)	Address h (x8)	Data h
Query-unique ASCII string "QRY"	10	20	0051
	11	22	0052
	12	24	0059
Primary vendor command set and control interface ID code	13	26	0002
	14	28	0000
Address for primary algorithm extended query table	15	2A	0040
	16	2C	0000
Alternate vendor command set and control interface ID code (none)	17	2E	0000
	18	30	0000
Address for secondary algorithm extended query table (none)	19	32	0000
	1A	34	0000

Table 4-2. CFI Mode: System Interface Data Values

Description	Address h (x16)	Address h (x8)	Data h
VCC supply, minimum (2.7V)	1B	36	0027
VCC supply, maximum (3.6V)	1C	38	0036
VPP supply, minimum (none)	1D	3A	0000
VPP supply, maximum (none)	1E	3C	0000
Typical timeout for single word/byte write (2 ^N us)	1F	3E	0007
Typical timeout for maximum size buffer write (2 ^N us)	20	40	0007
Typical timeout for individual block erase (2 ^N ms)	21	42	000A
Typical timeout for full chip erase (2 ^N ms)	22	44	0000
Maximum timeout for single word/byte write times (2 ^N X Typ)	23	46	0001
Maximum timeout for maximum size buffer write times (2 ^N X Typ)	24	48	0005
Maximum timeout for individual block erase times (2 ^N X Typ)	25	4A	0004
Maximum timeout for full chip erase times (not supported)	26	4C	0000

Table 4-3. CFI Mode: Device Geometry Data Values

Description	Address h (x16)	Address h (x8)	Data h
Device size (2 ⁿ bytes)	27	4E	0017
Flash device interface code	28	50	000X
0002h = MX29LV640M H/L	29	52	0000
0001h = MX29LV641M H/L			
Maximum number of bytes in multi-byte write (not supported)	2A	54	0005
	2B	56	0000
Number of erase block regions (01h=uniform device; 02h=boot device)	2C	58	0001
Erase block region 1 information	2D	5A	007F
[2E, 2D] = # of blocks in region -1	2E	5C	0000
[30, 2F] = size in multiples of 256-bytes	2F	5E	0000
	30	60	0001
	31h	62	0000
Erase Block Region 2 Information (refer to CFI publication 100)	32h	64	0000
	33h	66	0000
	34h	68	0000
	35h	6A	0000
Erase Block Region 3 Information (refer to CFI publication 100)	36h	6C	0000
	37h	6E	0000
	38h	70	0000
	39h	72	0000
Erase Block Region 4 Information (refer to CFI publication 100)	3Ah	74	0000
	3Bh	76	0000
	3Ch	78	0000

Table 4-4. CFI Mode: Primary Vendor-Specific Extended Query Data Values

Description	Address h (x16)	Address h (x8)	Data h
Query-unique ASCII string "PRI"	40	80	0050
	41	82	0052
	42	84	0049
Major version number, ASCII	43	86	0031
Minor version number, ASCII	44	88	0033
Address sensitive unlock (0=required, 1= not required)	45	8A	0000
Erase suspend (2= to read and write)	46	8C	0002
Sector protect (N= # of sectors/group)	47	8E	000X
0001h = MX29LV640M H/L			
0004h = MX29LV641M H/L			
Temporary sector unprotect (1=supported)	48	90	0001
Sector protect/unprotect scheme	49	92	0004
Simultaneous R/W operation (0=not supported)	4A	94	0000
Burst mode type (0=not supported)	4B	96	0000
Page mode type (1=4 word page)	4C	98	0001
ACC (Acceleration) Supply Minimum	4Dh	9A	00B5
00h=Not Supported, D7-D4: Volt, D3-D0:100mV			
ACC (Acceleration) Supply Maximum	4Eh	9C	00C5
00h=Not Supported, D7-D4: Volt, D3-D0:100mV			
Top/Bottom Boot Sector Flag	4Fh	9E	0004/
02h=Bottom Boot Device, 03h=Top Boot Device			0005
04h=uniform sectors bottom WP# protect,			
05h=uniform sectors top WP# protect			
Program Suspend	50h	A0	0001
00h=Not Supported, 01h=Supported			

WRITE OPERATION STATUS

The device provides several bits to determine the status of a write operation: Q2, Q3, Q5, Q6, Q7, and RY/BY#. Table 5 and the following subsections describe the functions of these bits. Q7, RY/BY#, and Q6 each offer a method for determining whether a program or erase operation is complete or in progress. These three bits are discussed first.

Table 5. Write Operation Status

Status		Q7	Q6	Q5	Q3	Q2	Q1	RY/BY#
Byte/Word Program in Auto Program Algorithm		Q7#	Toggle	0	N/A	No Toggle	0	0
Auto Erase Algorithm		0	Toggle	0	1	Toggle	N/A	0
Erase Suspended Mode	Erase Suspend Read (Erase Suspended Sector)	1	No Toggle	0	N/A	Toggle	N/A	1
	Erase Suspend Read (Non-Erase Suspended Sector)	Data	Data	Data	Data	Data	Data	1
	Erase Suspend Program	Q7#	Toggle	0	N/A	N/A	N/A	0
Program Suspend	Program-Suspended Read (Program-Suspended Sector)	Invalid (not allowed)						1
	Program-Suspended Read (Non-Program-Suspended Sector)	Data						1
Write-to-Buffer	Busy	Q7#	Toggle	0	N/A	N/A	0	0
	Abort	Q7#	Toggle	0	N/A	N/A	1	0

Notes:

1. Q5 switches to "1" when an Word/Byte Program, Erase, or Write-to-Buffer operation has exceeded the maximum timing limits. Refer to the section on Q5 for more information.
2. Q7 and Q2 require a valid address when reading status information. Refer to the appropriate subsection for further details.
3. The Data# Polling algorithm should be used to monitor the last loaded write-buffer address location.
4. Q1 switches to "1" when the device has aborted the write-to-buffer operation.

Q7: Data# Polling

The Data# Polling bit, Q7, indicates to the host system whether an Automatic Algorithm is in progress or completed, or whether the device is in Erase Suspend. Data# Polling is valid after the rising edge of the final WE# pulse in the program or erase command sequence.

During the Automatic Program algorithm, the device outputs on Q7 the complement of the datum programmed to Q7. This Q7 status also applies to programming during Erase Suspend. When the Automatic Program algorithm is complete, the device outputs the datum programmed to Q7. The system must provide the program address to read valid status information on Q7. If a program address falls within a protected sector, Data# Polling on Q7 is active for approximately 1 us, then the device returns to reading array data.

During the Automatic Erase algorithm, Data# Polling produces a "0" on Q7. When the Automatic Erase algorithm is complete, or if the device enters the Erase Suspend mode, Data# Polling produces a "1" on Q7. This is analogous to the complement/true datum output described for the Automatic Program algorithm: the erase function changes all the bits in a sector to "1" prior to this, the device outputs the "complement," or "0". The system must provide an address within any of the sectors selected for erasure to read valid status information on Q7.

After an erase command sequence is written, if all sectors selected for erasing are protected, Data# Polling on Q7 is active for approximately 100 us, then the device returns to reading array data. If not all selected sectors are protected, the Automatic Erase algorithm erases the unprotected sectors, and ignores the selected sectors that are protected.

When the system detects Q7 has changed from the complement to true data, it can read valid data at Q7-Q0 on the following read cycles. This is because Q7 may change asynchronously with Q0-Q6 while Output Enable (OE#) is asserted low.

Q6:Toggle Bit I

Toggle Bit I on Q6 indicates whether an Automatic Program or Erase algorithm is in progress or complete, or whether the device has entered the Erase Suspend mode. Toggle Bit I may be read at any address, and is valid after the rising edge of the final WE# or CE#, whichever

happens first pulse in the command sequence (prior to the program or erase operation), and during the sector time-out.

During an Automatic Program or Erase algorithm operation, successive read cycles to any address cause Q6 to toggle. The system may use either OE# or CE# to control the read cycles. When the operation is complete, Q6 stops toggling.

After an erase command sequence is written, if all sectors selected for erasing are protected, Q6 toggles for 100us and returns to reading array data. If not all selected sectors are protected, the Automatic Erase algorithm erases the unprotected sectors, and ignores the selected sectors that are protected.

The system can use Q6 and Q2 together to determine whether a sector is actively erasing or is erase suspended. When the device is actively erasing (that is, the Automatic Erase algorithm is in progress), Q6 toggling. When the device enters the Erase Suspend mode, Q6 stops toggling. However, the system must also use Q2 to determine which sectors are erasing or erase-suspended. Alternatively, the system can use Q7.

If a program address falls within a protected sector, Q6 toggles for approximately 2us after the program command sequence is written, then returns to reading array data.

Q6 also toggles during the erase-suspend-program mode, and stops toggling once the Automatic Program algorithm is complete.

Table 5 shows the outputs for Toggle Bit I on Q6.

Q2:Toggle Bit II

The "Toggle Bit II" on Q2, when used with Q6, indicates whether a particular sector is actively erasing (that is, the Automatic Erase algorithm is in process), or whether that sector is erase-suspended. Toggle Bit II is valid after the rising edge of the final WE# or CE#, whichever happens first pulse in the command sequence.

Q2 toggles when the system reads at addresses within those sectors that have been selected for erasure. (The system may use either OE# or CE# to control the read cycles.) But Q2 cannot distinguish whether the sector is actively erasing or is erase-suspended. Q6, by com-

parison, indicates whether the device is actively erasing, or is in Erase Suspend, but cannot distinguish which sectors are selected for erasure. Thus, both status bits are required for sectors and mode information. Refer to Table 5 to compare outputs for Q2 and Q6.

Reading Toggle Bits Q6/ Q2

Whenever the system initially begins reading toggle bit status, it must read Q7-Q0 at least twice in a row to determine whether a toggle bit is toggling. Typically, the system would note and store the value of the toggle bit after the first read. After the second read, the system would compare the new value of the toggle bit with the first. If the toggle bit is not toggling, the device has completed the program or erase operation. The system can read array data on Q7-Q0 on the following read cycle.

However, if after the initial two read cycles, the system determines that the toggle bit is still toggling, the system also should note whether the value of Q5 is high (see the section on Q5). If it is, the system should then determine again whether the toggle bit is toggling, since the toggle bit may have stopped toggling just as Q5 went high. If the toggle bit is no longer toggling, the device has successfully completed the program or erase operation. If it is still toggling, the device did not complete the operation successfully, and the system must write the reset command to return to reading array data.

The remaining scenario is that system initially determines that the toggle bit is toggling and Q5 has not gone high. The system may continue to monitor the toggle bit and Q5 through successive read cycles, determining the status as described in the previous paragraph. Alternatively, it may choose to perform other system tasks. In this case, the system must start at the beginning of the algorithm when it returns to determine the status of the operation.

Q5:Program/Erase Timing

Q5 will indicate if the program or erase time has exceeded the specified limits (internal pulse count). Under these conditions Q5 will produce a "1". This time-out condition indicates that the program or erase cycle was not successfully completed. Data# Polling and Toggle Bit are the only operating functions of the device under this condition.

If this time-out condition occurs during sector erase operation, it specifies that a particular sector is bad and it may not be reused. However, other sectors are still functional and may be used for the program or erase operation. The device must be reset to use other sectors. Write the Reset command sequence to the device, and then execute program or erase command sequence. This allows the system to continue to use the other active sectors in the device.

If this time-out condition occurs during the chip erase operation, it specifies that the entire chip is bad or combination of sectors are bad.

If this time-out condition occurs during the byte/word programming operation, it specifies that the entire sector containing that byte is bad and this sector may not be reused, (other sectors are still functional and can be reused).

The time-out condition may also appear if a user tries to program a non blank location without erasing. In this case the device locks out and never completes the Automatic Algorithm operation. Hence, the system never reads a valid data on Q7 bit and Q6 never stops toggling. Once the Device has exceeded timing limits, the Q5 bit will indicate a "1". Please note that this is not a device failure condition since the device was incorrectly used.

The Q5 failure condition may appear if the system tries to program a to a "1" location that is previously programmed to "0". Only an erase operation can change a "0" back to a "1". Under this condition, the device halts the operation, and when the operation has exceeded the timing limits, Q5 produces a "1".

Q3:Sector Erase Timer

After the completion of the initial sector erase command sequence, the sector erase time-out will begin. Q3 will remain low until the time-out is complete. Data# Polling and Toggle Bit are valid after the initial sector erase command sequence.

If Data# Polling or the Toggle Bit indicates the device has been written with a valid erase command, Q3 may be used to determine if the sector erase timer window is still open. If Q3 is high ("1") the internally controlled erase cycle has begun; attempts to write subsequent commands to the device will be ignored until the erase operation is completed as indicated by Data# Polling or

Toggle Bit. If Q3 is low ("0"), the device will accept additional sector erase commands. To insure the command has been accepted, the system software should check the status of Q3 prior to and following each subsequent sector erase command. If Q3 were high on the second status check, the command may not have been accepted.

If the time between additional erase commands from the system can be less than 50us, the system need not to monitor Q3.

Q1: Write-to-Buffer Abort

Q1 indicates whether a Write-to-Buffer operation was aborted. Under these conditions Q1 produces a "1". The system must issue the Write-to-Buffer-Abort-Reset command sequence to return the device to reading array data. See Write Buffer section for more details.

RY/BY#:READY/BUSY OUTPUT (for MX29LV640M H/L only)

The RY/BY# is a dedicated, open-drain output pin that indicates whether an Embedded Algorithm is in progress or complete. The RY/BY# status is valid after the rising edge of the final WE# pulse in the command sequence. Since RY/BY# is an open-drain output, several RY/BY# pins can be tied together in parallel with a pull-up resistor to VCC .

If the output is low (Busy), the device is actively erasing or programming. (This includes programming in the Erase Suspend mode.) If the output is high (Ready), the device is ready to read array data (including during the Erase Suspend mode), or is in the standby mode.

ABSOLUTE MAXIMUM RATINGS

Storage Temperature

Plastic Packages -65°C to +150°C

Ambient Temperature

with Power Applied. -65°C to +125°C

Voltage with Respect to Ground

VCC (Note 1) -0.5 V to +4.0 V
A9, OE#, and

RESET# (Note 2) -0.5 V to +12.5 V

All other pins (Note 1) -0.5 V to VCC +0.5 V

Output Short Circuit Current (Note 3) 200 mA

Notes:

1. Minimum DC voltage on input or I/O pins is -0.5 V.
During voltage transitions, input or I/O pins may overshoot VSS to -2.0 V for periods of up to 20 ns. Maximum DC voltage on input or I/O pins is VCC +0.5 V. During voltage transitions, input or I/O pins may overshoot to VCC +2.0 V for periods up to 20ns.
2. Minimum DC input voltage on pins A9, OE#, and RESET# is -0.5 V. During voltage transitions, A9, OE#, and RESET# may overshoot VSS to -2.0 V for periods of up to 20 ns. Maximum DC input voltage on pin A9 is +12.5 V which may overshoot to 14.0 V for periods up to 20 ns.
3. No more than one output may be shorted to ground at a time. Duration of the short circuit should not be greater than one second.

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational sections of this data sheet is not implied. Exposure of the device to absolute maximum rating conditions for extended periods may affect device reliability.

OPERATING RATINGS**Commercial (C) Devices**

Ambient Temperature (T_A). 0°C to +70°C

Industrial (I) Devices

Ambient Temperature (T_A). -40°C to +85°C

V_{CC} Supply Voltages

V_{CC} for full voltage range. +2.7 V to 3.6 V

Operating ranges define those limits between which the functionality of the device is guaranteed.


DC CHARACTERISTICS TA=-40° C to 85° C, VCC=2.7V~3.6V

Parameter	Description	Test Conditions		Min.	Typ.	Max.	Unit
I LI	Input Load Current (Note 1)	VIN = VSS to VCC , VCC = VCC max				±1.0	uA
I LIT	A9 Input Leakage Current	VCC=VCC max; A9 = 12.5V				35	uA
I LO	Output Leakage Current	VOUT = VSS to VCC , VCC=VCC max				±1.0	uA
ICC1	VCC Initial Read Current (Notes 2,3)	CE# = VIL, OE# = VIH	10 MHz		35	50	mA
			5 MHz		18	25	mA
			1 MHz		5	20	mA
ICC2	VCC Intra-Page Read Current (Notes 2,3)	CE# = VIL , OE# = VIH	10 MHz		5	20	mA
			40 MHz		10	40	mA
ICC3	VCC Active Write Current (Notes 2,4,6)	CE# = VIL , OE# = VIH			50	60	mA
ICC4	VCC Standby Current (Note 2)	CE#,RESET#=VCC±0.3V WP#=VIH			20	50	uA
ICC5	VCC Reset Current (Note 2)	RESET#=VSS±0.3V WP#=VIH			20	50	uA
ICC6	Automatic Sleep Mode (Note 2,5)	VIL = V SS ±0.3 V, VIH = VCC ±0.3 V, WP#=VIH			20	50	uA
VIL	Input Low Voltage			-0.5		0.8	V
VIH	Input High Voltage			0.7xVCC		VCC+0.5	V
VHH	Voltage for ACC Program Acceleration	VCC = 2.7V ~ 3.6V		11.5	12.0	12.5	V
VID	Voltage for Autoselect and Temporary Sector Unprotect	VCC = 3.0 V ±10%		11.5	12.0	12.5	V
VOL	Output Low Voltage	IOL= 4.0mA,VCC=VCC min				0.45	V
VOH1	Output High Voltage	IOH=-2.0mA,VCC=VCC min		0.85VCC			V
VOH2		IOH=-100uA,VCC=VCC min		VCC-0.4			V
VLKO	Low VCC Lock-Out Voltage (Note 4)			2.3		2.5	V

Notes:

1. On the WP#/ACC pin only, the maximum input load current when WP# = VIL is ±5.0uA.
2. Maximum ICC specifications are tested with VCC = VCC max.
3. The ICC current listed is typically is less than 2 mA/MHz, with OE# at VIH. Typical specifications are for VCC = 3.0V.
4. ICC active while Embedded Erase or Embedded Program is in progress.
5. Automatic sleep mode enables the low power mode when addresses remain stable for t ACC + 30 ns.
6. Not 100% tested.
7. A9=12.5V when TA=0° C to 85° C, A9=12V when when TA=-40° C to 0° C.

SWITCHING TEST CIRCUITS




TEST SPECIFICATIONS

Test Condition	All Speeds	Unit
Output Load	1 TTL gate	
Output Load Capacitance, CL (including jig capacitance)	30	pF
Input Rise and Fall Times	5	ns
Input Pulse Levels	0.0-3.0	V
Input timing measurement reference levels	1.5	V
Output timing measurement reference levels	1.5	V

KEY TO SWITCHING WAVEFORMS

WAVEFORM	INPUTS	OUTPUTS
	Steady	
	Changing from H to L	
	Changing from L to H	
	Don't Care, Any Change Permitted	Changing, State Unknown
	Does Not Apply	Center Line is High Impedance State(High Z)

SWITCHING TEST WAVEFORMS



AC CHARACTERISTICS**Read-Only Operations TA=-40°C to 85°C, VCC=2.7V~3.6V**

Parameter Std.	Description		Test Setup		Speed Options	Unit
					90	
tRC	Read Cycle Time (Note 1)			Min	90	ns
tACC	Address to Output Delay		CE#, OE#=VIL	Max	90	ns
tCE	Chip Enable to Output Delay		OE#=VIL	Max	90	ns
tPACC	Page Access Time			Max	25	ns
tOE	Output Enable to Output Delay			Max	35	ns
tDF	Chip Enable to Output High Z (Note 1)			Max	16	ns
tDF	Output Enable to Output High Z (Note 1)			Max	16	ns
tOH	Output Hold Time From Address, CE# or OE#, whichever Occurs First			Min	0	ns
tOEH	Output Enable Hold Time (Note 1)	Read		Min	35	ns
		Toggle and Data# Polling		Min	10	ns

Notes:

1. Not 100% tested.
2. See SWITCHING TEST CIRCUITS and TEST SPECIFICATIONS TABLE for test specifications.

Figure 1. READ TIMING WAVEFORMS






Figure 2. PAGE READ TIMING WAVEFORMS



AC CHARACTERISTICS

Parameter	Description	Test Setup	All Speed Options	Unit
tREADY1	RESET# PIN Low (During Automatic Algorithms) to Read or Write (See Note)	MAX	20	us
tREADY2	RESET# PIN Low (NOT During Automatic Algorithms) to Read or Write (See Note)	MAX	500	ns
tRP	RESET# Pulse Width (NOT During Automatic Algorithms)	MIN	500	ns
tRH	RESET# High Time Before Read (See Note)	MIN	50	ns
tRB	RY/BY# Recovery Time(to CE#, OE# go low)	MIN	0	ns
tRPD	RESET# Low to Standby Mode	MIN	20	us

Note: Not 100% tested

Figure 3. RESET# TIMING WAVEFORM


AC CHARACTERISTICS

Erase and Program Operations **TA=-40° C to 85° C, VCC=2.7V~3.6V**

Parameter Std.	Description		Speed Options		Unit
			90		
tWC	Write Cycle Time (Note 1)	Min	90		ns
tAS	Address Setup Time	Min	0		ns
tASO	Address Setup Time to OE# low during toggle bit polling	Min	15		ns
tAH	Address Hold Time	Min	45		ns
tAHT	Address Hold Time From CE# or OE# high during toggle bit polling	Min	0		ns
tDS	Data Setup Time	Min	35		ns
tDH	Data Hold Time	Min	0		ns
tCEPH	CE# High During Toggle Bit Polling	Min	20		ns
tOEPH	Output Enable High during toggle bit polling	Min	20		ns
tGHWL	Read Recovery Time Before Write (OE# High to WE# Low)	Min	0		ns
tGHEL	Read Recovery Time Before Write	Min	0		ns
tCS	CE# Setup Time	Min	0		ns
tCH	CE# Hold Time	Min	0		ns
tWP	Write Pulse Width	Min	35		ns
tWPH	Write Pulse Width High	Min	30		ns
tWHWH1	Write Buffer Program Operation (Note 2,3)		Typ	240	us
	Single Word/Byte Program Operation (Notes 2,5)	Byte	Typ	60	us
		Word	Typ	60	us
	Accelerated Single Word/Byte Programming Operation (Notes 2,5)	Byte	Typ	54	us
		Word	Typ	54	us
tWHWH2	Sector Erase Operation (Note 2)		Typ	0.5	sec
tVCS	VCC Setup Time (Note 1)	Min	50		us
tRB	Write Recovery Time from RY/BY#	Min	0		ns
tBUSY	Program/Erase Valid to RY/BY# Delay	Min	90		ns
tVHH	VHH Rise and Fall Time (Note 1)	Min	250		ns
tPOLL	Program Valid Before Status Polling (Note 6)	Max	4		us

Notes:

1. Not 100% tested.
2. See the "Erase And Programming Performance" section for more information.
3. For 1-16 words/1-32 bytes programmed.
4. Effective write buffer specification is based upon a 16-word/32-byte write buffer operation.
5. Word/Byte programming specification is based upon a single word/byte programming operation not utilizing the write buffer.
6. When using the program suspend/resume feature, if the suspend command is issued within tPOLL, tPOLL must be fully re-applied upon resuming the programming operation. If the suspend command is issued after tPOLL, tPOLL is not required again prior to reading the status bits upon resuming.

ERASE/PROGRAM OPERATION

Figure 4. AUTOMATIC PROGRAM TIMING WAVEFORMS




Figure 5. ACCELERATED PROGRAM TIMING DIAGRAM





Figure 6. AUTOMATIC PROGRAMMING ALGORITHM FLOWCHART

Figure 7. WRITE BUFFER PROGRAMMING ALGORITHM FLOWCHART




Figure 8. PROGRAM SUSPEND/RESUME FLOWCHART





Figure 9. AUTOMATIC CHIP/SECTOR ERASE TIMING WAVEFORM



NOTES:

1. SA=sector address(for Sector Erase), VA=Valid Address for reading status data(see "Write Operation Status").


Figure 10. AUTOMATIC CHIP ERASE ALGORITHM FLOWCHART



Figure 11. AUTOMATIC SECTOR ERASE ALGORITHM FLOWCHART


Figure 12. ERASE SUSPEND/RESUME FLOWCHART


AC CHARACTERISTICS

Alternate CE# Controlled Erase and Program Operations

Parameter Std.	Description			Speed Options	Unit
				90	
tWC	Write Cycle Time (Note 1)		Min	90	ns
tAS	Address Setup Time		Min	0	ns
tAH	Address Hold Time		Min	45	ns
tDS	Data Setup Time		Min	35	ns
tDH	Data Hold Time		Min	0	ns
tGHEL	Read Recovery Time Before Write (OE# High to WE# Low)		Min	0	ns
tWS	WE# Setup Time		Min	0	ns
tWH	WE# Hold Time		Min	0	ns
tCP	CE# Pulse Width		Min	35	ns
tCPH	CE# Pulse Width High		Min	25	ns
tWHWH1	Write Buffer Program Operation (Note 2,3)		Typ	240	us
	Single Word/Byte Program Operation (Notes 2,5)	Byte	Typ	60	us
		Word	Typ	60	us
	Accelerated Single Word/Byte Programming Operation (Notes 2,5)	Byte	Typ	54	us
		Word	Typ	54	us
tWHWH2	Sector Erase Operation (Note 2)		Typ	0.5	sec
tRH	RESET HIGH Time Before Write (Note 1)		Min	50	ns
tPOLL	Program Valid Before Status Polling (Note 6)		Max	4	us

Notes:

1. Not 100% tested.
2. See the "Erase And Programming Performance" section for more information.
3. For 1-16 words/1-32 bytes programmed.
4. Effective write buffer specification is based upon a 16-word/32-byte write buffer operation.
5. Word/Byte programming specification is based upon a single word/byte programming operation not utilizing the write buffer.
6. When using the program suspend/resume feature, if the suspend command is issued within tPOLL, tPOLL must be fully re-applied upon resuming the programming operation. If the suspend command is issued after tPOLL, tPOLL is not required again prior to reading the status bits upon resuming.


Timing diagram for a memory device showing Address, WE#, OE#, CE#, Data, RESET#, and RY/BY# signals. The diagram illustrates the sequence of operations for programming, sector erase, and chip erase, including data polling and program address (PA) and data (PD) phases. Key timing parameters like t_{WC} , t_{AS} , t_{AH} , t_{WH} , t_{GHEL} , t_{CPH} , t_{WS} , t_{DS} , t_{IDH} , t_{RH} , t_{BUSY} , and t_{WV} are indicated. Data values 55, 2AA, SA, and 55 are shown for programming and erase operations. The Data bus shows Q7 (complement of data) and DOUT (Data Out).

NOTES:

1. PA=Program Address, PD=Program Data, DOUT=Data Out, Q7=complement of data written to device.
2. Figure indicates the last two bus cycles of the command sequence.


SECTOR GROUP PROTECT/CHIP UNPROTECT

Figure 14. Sector Group Protect / Chip Unprotect Waveform (RESET# Control)



Note: For sector group protect A6=0, A1=1, A0=0. For chip unprotect A6=1, A1=1, A0=0

Figure 15. IN-SYSTEM SECTOR GROUP PROTECT/CHIP UNPROTECT ALGORITHMS WITH RESET#=VID



AC CHARACTERISTICS

Parameter	Description	Test Setup	All Speed Options	Unit
tVLHT	Voltage transition time	Min.	4	us
tWPP1	Write pulse width for sector group protect	Min.	100	ns
tOESP	OE# setup time to WE# active	Min.	4	us

Figure 16. SECTOR GROUP PROTECT TIMING WAVEFORM (A9, OE# Control)




Figure 17. SECTOR GROUP PROTECTION ALGORITHM (A9, OE# Control)






Figure 18. CHIP UNPROTECT TIMING WAVEFORM (A9, OE# Control)


Figure 19. CHIP UNPROTECT FLOWCHART (A9, OE# Control)



AC CHARACTERISTICS

Parameter	Description	Test Setup	All Speed Options	Unit
tVIDR	VID Rise and Fall Time (see Note)	Min	500	ns
tRSP	RESET# Setup Time for Temporary Sector Unprotect	Min	4	us
tRRB	RESET# Hold Time from RY/BY# High for Temporary Sector Group Unprotect	Min	4	us


Figure 20. TEMPORARY SECTOR GROUP UNPROTECT WAVEFORMS



Figure 21. TEMPORARY SECTOR GROUP UNPROTECT FLOWCHART




Figure 22. SECURED SILICON SECTOR PROTECTED ALGORITHMS FLOWCHART

Figure 23. SILICON ID READ TIMING WAVEFORM




WRITE OPERATION STATUS

Figure 24. DATA# POLLING TIMING WAVEFORMS (DURING AUTOMATIC ALGORITHMS)



NOTES:


VA=Valid address. Figure shows are first status cycle after command sequence, last status read cycle, and array data read cycle.

Figure 25. DATA# POLLING ALGORITHM

Notes:

1. VA=valid address for programming.


2. Q7 should be rechecked even Q5="1" because Q7 may change simultaneously with Q5.

Figure 26. TOGGLE BIT TIMING WAVEFORMS (DURING AUTOMATIC ALGORITHMS)



NOTES:


VA=Valid address; not required for Q6. Figure shows first two status cycle after command sequence, last status read cycle, and array data read cycle.

Figure 27. TOGGLE BIT ALGORITHM


Note:

1. Read toggle bit twice to determine whether or not it is toggling.
2. Recheck toggle bit because it may stop toggling as Q5 changes to "1".

Figure 28. Q6 versus Q2



ERASE AND PROGRAMMING PERFORMANCE (1)

PARAMETER	Typ (Note 1)	Max (Note 2)	Unit	Comments
Sector Erase Time	0.5	2	sec	Excludes 00h programming prior to erasure Note 6
Chip Erase Time	64	128	sec	
Total Write Buffer Program Time (Note 4)	240		us	Excludes system level overhead Note 7
Total Accelerated Effective Write Buffer Program Time (Note 4)	200		us	
Chip Program Time	63		sec	

Notes:

1. Typical program and erase times assume the following conditions: 25° C, 3.0V VCC. Programming specifications assume checkboard data pattern.
2. Maximum values are measured at VCC = 3.0 V, worst case temperature. Maximum values are valid up to and including 100,000 program/erase cycles.
3. Word/Byte programming specification is based upon a single word/byte programming operation not utilizing the write buffer.
4. For 1-16 words or 1-32 bytes programmed in a single write buffer programming operation.
5. Effective write buffer specification is calculated on a per-word/per-byte basis for a 16-word/32-byte write buffer operation.
6. In the pre-programming step of the Embedded Erase algorithm, all bits are programmed to 00h before erasure.
7. System-level overhead is the time required to execute the command sequence(s) for the program command. See Tables 3 for further information on command definitions.
8. The device has a minimum erase and program cycle endurance of 100,000 cycles.

LATCH-UP CHARACTERISTICS

	MIN.	MAX.
Input Voltage with respect to GND on all pins except I/O pins	-1.0V	13.5V
Input Voltage with respect to GND on all I/O pins	-1.0V	VCC + 1.0V
Current	-100mA	+100mA
Includes all pins except Vcc. Test conditions: Vcc = 3.0V, one pin at a time.		

DATA RETENTION

Parameter	Min	Unit
Minimum Pattern Data Retention Time	20	Years

TSOP PIN AND BGA PACKAGE CAPACITANCE

Parameter Symbol	Parameter Description	Test Set		TYP	MAX	UNIT
CIN	Input Capacitance	VIN=0	TSOP	6	7.5	pF
			CSP	4.2	5.0	pF
COUT	Output Capacitance	VOUT=0	TSOP	8.5	12	pF
			CSP	5.4	6.5	pF
CIN2	Control Pin Capacitance	VIN=0	TSOP	7.5	9	pF
			CSP	3.9	4.7	pF

Notes:

1. Sampled, not 100% tested.
2. Test conditions TA=25°C, f=1.0MHz



MX29LV64xM H/L

ORDERING INFORMATION

PART NO.	ACCESS TIME (ns)	Ball Pitch/ Ball size	PACKAGE	Remark
MX29LV640MHTC-90	90		56 Pin TSOP (Normal Type)	
MX29LV640MLTC-90	90		56 Pin TSOP (Normal Type)	
MX29LV640MHTI-90	90		56 Pin TSOP (Normal Type)	
MX29LV640MLTI-90	90		56 Pin TSOP (Normal Type)	
MX29LV641MHTC-90	90		48 Pin TSOP (Normal Type)	
MX29LV641MLTC-90	90		48 Pin TSOP (Normal Type)	
MX29LV641MHTI-90	90		48 Pin TSOP (Normal Type)	
MX29LV641MLTI-90	90		48 Pin TSOP (Normal Type)	

PART NAME DESCRIPTION

MX 29 LV 640 M T T C - 90 G

OPTION:

G: Lead-free package

R: Restricted VCC (3.0V~3.6V)

Q: Restricted VCC (3.0V~3.6V) with Lead-free package

blank: normal

SPEED:

70: 70ns

90: 90ns

10:100ns

TEMPERATURE RANGE:

C: Commercial (0°C to 70°C)

I: Industrial (-40°C to 85°C)

PACKAGE:

M: SOP

T: TSOP

X: FBGA (CSP)

XB - 0.3mm Ball

XE - 0.4mm Ball

XC - 1.0mm Ball

BOOT BLOCK TYPE:

T: Top Boot

B: Bottom Boot

H: Uniform with Highest Sector H/W Protect

L: Uniform with Lowest Sector H/W Protect

U: Uniform Sector

REVISION:

M: NBit Technology

DENSITY & MODE:

033/320/321: 32Mb, Page Mode Flash Device

065/640/641: 64Mb, Page Mode Flash Device

128/129: 128Mb, Page Mode Flash Device


TYPE:

LV/GL: 3V standard

LA: 3V Security

DEVICE:

29:Flash


PACKAGE INFORMATION
Title: Package Outline for TSOP(I) 48L (12X20mm)NORMAL FORM

DETAIL "A"

Dimensions (inch dimensions are derived from the original mm dimensions)

SYMBOL		A	A1	A2	b	C	D	D1	E	e	L	L1	Θ
UNIT	Min.	---	0.05	0.95	0.17	0.10	19.80	18.30	11.90		0.50	0.70	0
	Nom.	---	0.10	1.00	0.20	0.13	20.00	18.40	12.00	0.50	0.60	0.80	5
	Max.	1.20	0.15	1.05	0.27	0.21	20.20	18.50	12.10		0.70	0.90	8
Inch	Min.	---	0.002	0.037	0.007	0.004	0.780	0.720	0.469		0.020	0.028	0
	Nom.	---	0.004	0.039	0.008	0.005	0.787	0.724	0.472	0.020	0.024	0.031	5
	Max.	0.047	0.006	0.041	0.011	0.008	0.795	0.728	0.476		0.028	0.035	8

DWG.NO.	REVISION	REFERENCE			ISSUE DATE
		JEDEC	EIAJ		
6110-1607	7	MO-142			12-01-'03

Title: Package Outline for TSOP(I) 56L (14X20mm)



Dimensions (inch dimensions are derived from the original mm dimensions)

SYMBOL UNIT		A	A1	A2	b	C	D	D1	E	e	L	L1	Θ
mm	Min.	---	0.05	0.95	0.17	0.10	19.80	18.30	13.90		0.50	0.70	0
	Nom.	---	0.10	1.00	0.20	0.13	20.00	18.40	14.00	0.50	0.60	0.80	5
	Max.	1.20	0.15	1.05	0.27	0.21	20.20	18.50	14.10		0.70	0.90	8
Inch	Min.	---	0.002	0.037	0.007	0.004	0.780	0.720	0.547		0.020	0.028	0
	Nom.	---	0.004	0.039	0.008	0.005	0.787	0.724	0.551	0.020	0.024	0.031	5
	Max.	0.047	0.006	0.041	0.011	0.008	0.795	0.728	0.555		0.028	0.035	8

DWG.NO.	REVISION	REFERENCE			ISSUE DATE
		JEDEC	EIAJ		
6110-1608	4	MO-142			12-01-'03



REVISION HISTORY

Revision No.	Description	Page	Date
1.0	1. Removed "Preliminary"	P1	MAR/22/2005
1.1	1. Added note 7 for ILIT parameter in DC Characteristics table	P32	AUG/11/2005
	2. Added comments into performance table	P63	
	3. Added Part Name Description	P66	



MX29LV64xM H/L

MACRONIX INTERNATIONAL Co., Ltd.

Headquarters:

TEL: +886-3-578-6688

FAX: +886-3-563-2888

Europe Office :

TEL: +32-2-456-8020

FAX: +32-2-456-8021

Hong Kong Office :

TEL: +86-755-834-335-79

FAX: +86-755-834-380-78

Japan Office :

Kawasaki Office :

TEL: +81-44-246-9100

FAX: +81-44-246-9105

Osaka Office :

TEL: +81-6-4807-5460

FAX: +81-6-4807-5461

Singapore Office :

TEL: +65-6346-5505

FAX: +65-6348-8096

Taipei Office :

TEL: +886-2-2509-3300

FAX: +886-2-2509-2200

MACRONIX AMERICA, INC.

TEL: +1-408-262-8887

FAX: +1-408-262-8810

[http : //www.macronix.com](http://www.macronix.com)
