# 3.3V/5V, 50 MHz to 200 MHz PECL Clock Synthesizer

## Description

The NB4N507A is a precision clock synthesizer which generates a very low jitter differential PECL output clock. It produces a clock output based on an integer multiple of an input reference frequency.

The NB4N507A accepts a standard fundamental mode crystal, using Phase–Locked–Loop (PLL) techniques, will produce output clocks up to 200 MHz. In addition, the PLL circuitry will produce a 50% duty cycle square–wave clock output.

The NB4N507A can be programmed to generate a selection of input reference frequency multiples. An exact 155.52 MHz output clock can be generated from a 19.44 MHz crystal and the x8 multiplier selection. The NB4N507A is intended for low output jitter clock generation.

## Features

- Input Crystal Frequency of 10 27 MHz
- Enable Usage of Common Low-Cost Crystal
- Differential PECL Output Clock Frequencies up to 200 MHz
- Duty Cycle of 48%/52%
- Operating Range:  $V_{CC} = 3.0 \text{ V}$  to 5.5 V
- Ideal for SONET Applications and Oscillator Manufacturers
- Available in Die Form
- Packaged in 16-Pin Narrow SOIC
- Pb-Free Packages are Available\*





Figure 1. Simplified Logic Block



## **ON Semiconductor®**


http://onsemi.com




## **ORDERING INFORMATION**

See detailed ordering and shipping information in the package dimensions section on page 5 of this data sheet.

\*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.








Figure 3. 16-Pin SOIC (Top View)

| S0 | Multiplier                      |  |  |  |
|----|---------------------------------|--|--|--|
| L  | 9.72X*                          |  |  |  |
| М  | 10X                             |  |  |  |
| Н  | 12X                             |  |  |  |
| L  | 6.25X                           |  |  |  |
| М  | 8X                              |  |  |  |
| Н  | 5X                              |  |  |  |
| L  | NA                              |  |  |  |
| М  | ЗX                              |  |  |  |
| Н  | 4X                              |  |  |  |
|    | L<br>M<br>L<br>M<br>H<br>L<br>L |  |  |  |

## Table 1. CLOCK MULTIPLIER SELECT TABLE

## Table 2. OE, OUTPUT ENABLE FUNCTION

| OE | Function |
|----|----------|
| 0  | Disable  |
| 1  | Enable   |

\*Crystal = 16 MHz, f<sub>CLKOUT</sub> = 155.52 MHz L = GND

 $H = V_{DD}$ M = OPEN

## **Table 3. PIN DESCRIPTION**

| Pin #<br>SOIC-16  | Name            | I/O                       | Description   |
|-------------------|-----------------|---------------------------|---|
| 1                 | X1/CLK          | Crystal Input             | Crystal or Clock Input  |
| 2,3               | V <sub>DD</sub> | Power Supply              | Positive Supply Voltage (3.0 V to 5.5 V)  |
| 4                 | S1              | Tri-Level Input           | Multiplier Select Pin; When Left Open, Defaults to $V_{DD}\div2$  |
| 5,6               | GND             | Power Supply              | Negative Supply Voltage   |
| 7,10,11,12,<br>15 | NC              | No Connect                |   |
| 8                 | CLKOUT          | PECL Output               | Non-inverted differential PECL clock output.  |
| 9                 | CLKOUT          | PECL Output               | Inverted differential PECL clock output.  |
| 13                | OE              | (LV)CMOS/(LV)TTL<br>Input | Output Enable for the CLKOUT/CLKOUT Outputs. Outputs are<br>enabled when HIGH or when left open; OE pin has internal pullup resistor. Disables<br>both outputs when LOW. CLKOUT goes LOW, CLKOUT goes HIGH. |
| 14                | S0              | Tri-Level Input           | Multiplier Select Pin; When Left Open, Defaults to $V_{DD} \div 2$  |
| 16                | X2              | Crystal Input             | Crystal Input   |

## Table 4. ATTRIBUTES

| Charac   | Value   |                             |  |  |
|--|---|-----------------------------|--|--|
| ESD Protection   | Human Body Model<br>Machine Model<br>Charged Device Model | > 1 kV<br>> 150 V<br>> 1 kV |  |  |
| Moisture Sensitivity, Indefinite T                     | ime Out of Drypack (Note 1)                               | Level 1                     |  |  |
| Flammability Rating                                    | UL 94 V-0 @ 0.125 in                                      |                             |  |  |
| Transistor Count                                       | 1145 Devices  |                             |  |  |
| Meets or exceeds JEDEC Spec EIA/JESD78 IC Latchup Test |   |                             |  |  |

1. For additional information, see Application Note AND8003/D.

## Table 5. MAXIMUM RATINGS

| Symbol           | Parameter                                | Condition 1                        | Condition 2 | Rating                               | Unit         |
|------------------|--|------------------------------------|-------------|--------------------------------------|--------------|
| V <sub>CC</sub>  | Positive Power Supply                    | GND = 0 V                          |             | 6                                    | V            |
| VI               | Input Voltage                            |                                    |             | $GND-0.5 \leq V_{I} \leq V_{DD}+0.5$ | V            |
| T <sub>A</sub>   | Operating Temperature Range              |                                    |             | -40 to +85                           | °C           |
| T <sub>stg</sub> | Storage Temperature Range                |                                    |             | -65 to +150                          | °C           |
| $\theta_{JA}$    | Thermal Resistance (Junction-to-Ambient) | 0 lfpm<br>500 lfpm                 | SOIC-16     | 100<br>60                            | °C/W<br>°C/W |
| $\theta_{JC}$    | Thermal Resistance (Junction-to-Case)    | (Note 2)                           | SOIC-16     | 33 to 36                             | °C/W         |
| T <sub>sol</sub> | Wave Solder Pb<br>Pb-Free                | < 3 sec @ 248°C<br>< 3 sec @ 260°C |             | 265<br>265                           | °C           |

Maximum ratings are those values beyond which device damage can occur. Maximum ratings applied to the device are individual stress limit values (not normal operating conditions) and are not valid simultaneously. If these limits are exceeded, device functional operation is not implied, damage may occur and reliability may be affected. 2. JEDEC standard multilayer board – 2S2P (2 signal, 2 power).

| Symbol          | Characteristic  | Min  | Тур                   | Max          | Unit            |          |
|-----------------|---|--|-----------------------|--------------|-----------------|----------|
| I <sub>DD</sub> | Power Supply Current<br>(does not include output load resistor current) | V <sub>DD</sub> = 5 V<br>V <sub>DD</sub> = 3.3 V | 15<br>10              | 27<br>23     | 35<br>30        | mA<br>mA |
| V <sub>OH</sub> | Output HIGH Voltage (Notes 5 & 6)                                       | V <sub>DD</sub> = 5 V<br>V <sub>DD</sub> = 3.3 V | 3.95<br>2.57          | 4.05<br>2.67 | 4.15<br>2.77    | V        |
| V <sub>OL</sub> | Output LOW Voltage (Notes 5 & 6)  | V <sub>DD</sub> = 5 V<br>V <sub>DD</sub> = 3.3 V | 3.12<br>1.90          | 3.20<br>2.00 | 3.30<br>2.10    | V        |
| V <sub>IH</sub> | Input HIGH Voltage, S0, S1, OE, X1                                      | (Note 4)   | V <sub>DD</sub> - 0.5 |              | V <sub>DD</sub> | V        |
| V <sub>IL</sub> | Input LOW Voltage, S0, S1, OE, X1                                       | (Note 4)   | 0                     |              | 0.5             | V        |
| C <sub>x</sub>  | Internal Crystal Capacitance, X1 & X2                                   |  |                       | 0            |                 | pF       |
| C <sub>in</sub> | Input Capacitance, S0, S1, OE   |  |                       | 5.0          |                 | pF       |

Table 6. DC CHARACTERISTICS (V<sub>DD</sub> = 3.0 V to 5.5 V, GND = 0 V, T<sub>A</sub> =  $-40^{\circ}$ C to  $+85^{\circ}$ C (Note 3))

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.

3. PECL output parameters vary 1:1 with V<sub>DD</sub>.

4. S0 and S1 default to  $V_{DD}$  ÷ 2 when left open.

#### Table 7. AC CHARACTERISTICS (V<sub>DD</sub> = 3.0 V to 5.5 V, GND = 0 V, T<sub>A</sub> = $-40^{\circ}$ C to $+85^{\circ}$ C (Note 5))

| Symbol                        | Characteristic                      | Min | Тур | Max | Unit |
|-------------------------------|-------------------------------------|-----|-----|-----|------|
| f <sub>Xtal</sub>             | Crystal Input Frequency             | 10  |     | 27  | MHz  |
| f <sub>CLK</sub>              | Input Clock Frequency (Note 8)      | 5   |     | 52  | MHz  |
| fout                          | Output Frequency Range              | 50  |     | 200 | MHz  |
| Vout pk-pk                    | Output Amplitude                    | 550 | 680 |     | mV   |
| DC                            | Clock Output Duty Cycle (Note 8)    | 48  |     | 52  | %    |
| PLL <sub>BW</sub>             | PLL Bandwidth (Note 8)              | 10  |     |     | kHz  |
| t <sub>jitter (pd)</sub>      | Period Jitter (RMS, 1o)             |     |     | 10  | ps   |
| t <sub>jitter (cyc-cyc)</sub> | Cycle-to-cycle Jitter               |     |     | 40  | ps   |
| tr/tf                         | Output Rise and Fall Times (Note 8) | 50  | 270 | 500 | ps   |

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.

5. PECL outputs loaded with external resistors for proper operation (see Figure 4).

6. V<sub>OH</sub> and V<sub>OL</sub> can be set by the external resistors, which can be modified.

7. The crystal should be fundamental mode, parallel resonant. Do not use third overtone. For exact tuning when using a crystal, capacitors should be connected from pins X1 to ground and X2 to ground. The value of these capacitors is given by the following equation, where CL is the specified crystal load capacitance: Crystal caps (pF) = (CL–5) x 2. So, for a crystal with 16 pF load capacitance, use two 22 pF caps.

8. Guaranteed by design and characterization.




Figure 4. Recommended PECL Output Loading for the NB4N507A

#### **APPLICATIONS INFORMATION**

High Frequency Differential PECL Oscillators: The NB4N507A, along with a low frequency fundamental mode crystal, can build a high frequency differential PECL output oscillator. For example, a 10 MHz crystal connected to the NB4N507A with the 12X output selected (S1 = 0, S0 = 1) produces a 120 MHz PECL output clock.

**High Frequency VCXO:** The bandwidth of the PLL is guaranteed to be greater than 10 kHz. This means that the PLL will track any modulation on the input with a frequency of less than 10 kHz. By using this property, a low frequency VCXO can be built. The output can then be multiplied by the NB4N507A, thereby producing a high frequency VCXO.

**High Frequency TCXO:** Extending the previous application, an inexpensive, low frequency TCXO can be built and the output frequency can be multiplied using the

NB4N507A. Since the output of the chip is phase–locked to the input, the NB4N507A has no temperature dependence, and the temperature coefficient of the combined system is the same as that of the low frequency TCXO.

#### **Decoupling and External Components**

The NB4N507A requires a 0.01  $\mu$ F decoupling capacitor to be connected between V<sub>DD</sub> and GND on pins 2 and 5. It must be connected close to the NB4N507A. Other V<sub>DD</sub> and GND connections should be connected to those pins, or to the V<sub>DD</sub> and GND planes on the board. Another four resistors are needed for the PECL outputs as shown on the block diagram in Figure 1. Suggested values of these resistors are shown in the Block Diagram, but they can be varied to change the differential pair output swing, and the DC level.

| Device       | Package              | Shipping <sup>†</sup> |
|--------------|----------------------|-----------------------|
| NB4N507AD    | SOIC-16              | 48 Units / Rail       |
| NB4N507ADG   | SOIC-16<br>(Pb-Free) | 48 Units / Rail       |
| NB4N507ADR2  | SOIC-16              | 2500 / Tape & Reel    |
| NB4N507ADR2G | SOIC-16<br>(Pb-Free) | 2500 / Tape & Reel    |

#### **ORDERING INFORMATION**


+For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

## **Resource Reference of Application Notes**

| AN1405/D  | - | ECL Clock Distribution Techniques           |
|-----------|---|---|
| AN1406/D  | - | Designing with PECL (ECL at +5.0 V)         |
| AN1503/D  | - | ECLinPS <sup>™</sup> I/O SPiCE Modeling Kit |
| AN1504/D  | - | Metastability and the ECLinPS Family        |
| AN1568/D  | - | Interfacing Between LVDS and ECL            |
| AN1642/D  | - | The ECL Translator Guide                    |
| AND8001/D | - | Odd Number Counters Design                  |
| AND8002/D | - | Marking and Date Codes                      |
| AND8020/D | - | Termination of ECL Logic Devices            |
| AND8066/D | - | Interfacing with ECLinPS                    |
| AND8090/D | - | AC Characteristics of ECL Devices           |
|           |   |   |

#### PACKAGE DIMENSIONS

SOIC-16 **D SUFFIX** CASE 751B-05 **ISSUE J** 



NOTES:

- DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. CONTROLLING DIMENSION: MILLIMETER.
- 2 3.
- MOLD PROTRUSION. MALLINGLUDE MOLD PROTRUSION. MAXIMUM MOLD PROTRUSION 0.15 (0.006)
- PER SIDE DIMENSION D DOES NOT INCLUDE DAMBAR 5. PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.127 (0.005) TOTAL IN EXCESS OF THE D DIMENSION AT MAXIMUM MATERIAL CONDITION.

|     | MILLIN | IETERS | INC   | HES   |
|-----|--------|--------|-------|-------|
| DIM | MIN    | MAX    | MIN   | MAX   |
| Α   | 9.80   | 10.00  | 0.386 | 0.393 |
| В   | 3.80   | 4.00   | 0.150 | 0.157 |
| C   | 1.35   | 1.75   | 0.054 | 0.068 |
| D   | 0.35   | 0.49   | 0.014 | 0.019 |
| F   | 0.40   | 1.25   | 0.016 | 0.049 |
| G   | 1.27   | BSC    | 0.050 | ) BSC |
| J   | 0.19   | 0.25   | 0.008 | 0.009 |
| K   | 0.10   | 0.25   | 0.004 | 0.009 |
| М   | 0 °    | 7°     | 0 °   | 7°    |
| Р   | 5.80   | 6.20   | 0.229 | 0.244 |
| R   | 0.25   | 0.50   | 0.010 | 0.019 |

ON Semiconductor and 💷 are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

#### PUBLICATION ORDERING INFORMATION

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 61312, Phoenix, Arizona 85082-1312 USA Phone: 480-829-7710 or 800-344-3860 Toll Free USA/Canada Fax: 480-829-7709 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

Japan: ON Semiconductor, Japan Customer Focus Center 2-9-1 Kamimeguro, Meguro-ku, Tokyo, Japan 153-0051 Phone: 81-3-5773-3850

ON Semiconductor Website: http://onsemi.com

Order Literature: http://www.onsemi.com/litorder

For additional information, please contact your local Sales Representative.