150 mA CMOS Low Noise Low-Dropout Voltage Regulator

The NCP500 series of fixed output low dropout linear regulators are designed for portable battery powered applications which require low noise operation, fast enable response time, and low dropout. The device achieves its low noise performance without the need of an external noise bypass capacitor. Each device contains a voltage reference unit, an error amplifier, a PMOS power transistor, and resistors for setting output voltage, and current limit and temperature limit protection circuits.


The NCP500 has been designed to be used with low cost ceramic capacitors and requires a minimum output capacitor of 1.0 μ F.

Features

- Ultra-Low Dropout Voltage of 170 mV at 150 mA
- Fast Enable Turn-On Time of 20 usec
- Wide Operating Voltage Range of 1.8 V to 6.0 V
- Excellent Line and Load Regulation
- High Accuracy Output Voltage of 2.5%
- Enable Can Be Driven Directly by 1.0 V Logic
- Typical RMS Noise Voltage 50 μV with No Bypass Capacitor (BW = 10 Hz to 100 kHz)
- Very Small DFN 2x2.2 Package
- Pb-Free Packages are Available

Typical Applications

- Noise Sensitive Circuits VCO's, RF Stages, etc.
- SMPS Post-Regulation
- Hand-Held Instrumentation
- Camcorders and Cameras



NOTE: Pin numbers in parenthesis indicate DFN package.

Figure 1. Simplified Block Diagram



ON Semiconductor®

http://onsemi.com




TSOP-5 SN SUFFIX CASE 483



DFN 2x2.2 MM SQL SUFFIX CASE 488

PIN CONNECTIONS AND MARKING DIAGRAMS




xxx = Specific Device Code A = Assembly Location

Y = Year W = Work Week

= Pb–Free Package

(Note: Microdot may be in either location)

DFN 2x2.2 mm



xx = Specific Device Code

M = Date Code

ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 17 of this data sheet.

^{*}For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

PIN FUNCTION DESCRIPTION

TSOP-5 Pin No.	DFN 2x2 Pin No.	Pin Name	Description
1	3	V _{in}	Positive power supply input voltage.
2	2, 5	GND	Power supply ground.
3	1	Enable	This input is used to place the device into low–power standby. When this input is pulled to a logic low, the device is disabled. If this function is not used, Enable should be connected to $V_{\rm in}$.
4	6	N/C	No internal connection.
5	4	V _{out}	Regulated output voltage.

MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Input Voltage	V _{in}	0 to 6.0	V
Enable Voltage	V _{on/off}	-0.3 to V _{in} +0.3	V
Output Voltage	V _{out}	-0.3 to V _{in} +0.3	V
Output Short Circuit Duration	-	Infinite	-
Thermal Resistance, Junction-to-Ambient TSOP-5 DFN (Note 3)	$R_{ hetaJA}$	250 225	°C/W
Operating Junction Temperature	TJ	+125	°C
Storage Temperature	T _{stg}	-65 to +150	°C

Maximum ratings are those values beyond which device damage can occur. Maximum ratings applied to the device are individual stress limit values (not normal operating conditions) and are not valid simultaneously. If these limits are exceeded, device functional operation is not implied, damage may occur and reliability may be affected.

- This device series contains ESD protection and exceeds the following tests: Human Body Model 2000 V per MIL–STD–883, Method 3015 Machine Model Method 200 V Latch up capability (85°C) ± 100 mA.
- 2. Device is internally limited to 160°C by thermal shutdown.
- 3. For more information, refer to application note, AND8080/D.

ELECTRICAL CHARACTERISTICS (V_{in} = 2.35 V, C_{in} = 1.0 μ F, C_{out} = 1.0 μ F, for typical value T_A = 25°C, for min and max values T_A = -40°C to 85°C, T_{jmax} = 125°C, unless otherwise noted)

Characteristic	Symbol	Min	Тур	Max	Unit
-1.8 V					
Output Voltage (T _A = -40°C to 85°C, I _{out} = 1.0 mA to 150 mA)	V _{out}	1.755	1.8	1.845	V
Line Regulation (V _{in} = 2.3 V to 6.0 V, I _{out} = 1.0 mA)	Reg _{line}	-	1.0	10	mV
Load Regulation (I _{out} = 1.0 mA to 150 mA)	Reg _{load}	-	15	45	mV
Dropout Voltage (Measured at V_{out} –2.0%, T_A = –40°C to 85°C) (lout = 1.0 mA) (lout = 75 mA) (lout = 150 mA)	V _{in} –V _{out}	- - -	2.0 140 270	10 200 350	mV
Output Short Circuit Current	I _{out(max)}	200	540	700	mA
Ripple Rejection $(V_{in} = V_{out (nom.)} + 1.0 \text{ V} + 0.5 \text{ V}_{pp}, f = 1.0 \text{ kHz}, I_0 = 60 \text{ mA})$	RR	-	62	-	dB
Quiescent Current (Enable Input = 0 V) (Enable Input = 0.9 V, I _{out} = 1.0 mA) (Enable Input = 0.9 V, I _{out} = 150 mA)	IQ	- - -	0.01 175 175	1.0 300 300	μА
Enable Input Threshold Voltage (Voltage Increasing, Output Turns On, Logic High) (Voltage Decreasing, Output Turns Off, Logic Low)	V _{th(EN)}	0.9	- -	- 0.15	V
Enable Input Bias Current	I _{IB(EN)}	-	3.0	100	nA

ELECTRICAL CHARACTERISTICS (continued) (V_{in} = 2.35 V, C_{in} = 1.0 μ F, C_{out} = 1.0 μ F, for typical value T_A = 25°C, for min and max values T_A = -40°C to 85°C, T_{jmax} = 125°C, unless otherwise noted)

Output Turn On Time (Enable Input = 0 V to V _{in})	_	-	20	100	μs
Characteristic	Symbol	Min	Тур	Max	Unit
-1.85 V	·				
Output Voltage ($T_A = -40$ °C to 85°C, $I_{out} = 1.0$ mA to 150 mA)	V _{out}	1.804	1.85	1.896	V
Line Regulation (V _{in} = 2.3 V to 6.0 V, I _{out} = 1.0 mA)	Reg _{line}	-	1.0	10	mV
Load Regulation (I _{out} = 1.0 mA to 150 mA)	Reg _{load}	-	15	45	mV
Dropout Voltage (Measured at V_{out} –2.0%, T_A = –40°C to 85°C) (lout = 1.0 mA) (lout = 75 mA) (lout = 150 mA)	V _{in} -V _{out}	- - -	2.0 _ _	10 - -	mV
Output Short Circuit Current	I _{out(max)}	200	540	700	mA
Ripple Rejection $(V_{in} = V_{out (nom.)} + 1.0 \text{ V} + 0.5 \text{ V}_{pp}, f = 1.0 \text{ kHz}, I_0 = 60 \text{ mA})$	RR	-	62	-	dB
Quiescent Current (Enable Input = 0 V) (Enable Input = 0.9 V, I _{out} = 1.0 mA) (Enable Input = 0.9 V, I _{out} = 150 mA)	IQ	- - -	0.01 175 175	1.0 300 300	μΑ
Enable Input Threshold Voltage (Voltage Increasing, Output Turns On, Logic High) (Voltage Decreasing, Output Turns Off, Logic Low)	V _{th(EN)}	0.9	- -	_ 0.15	V
Enable Input Bias Current	I _{IB(EN)}	-	3.0	100	nA
Output Turn On Time (Enable Input = 0 V to V _{in})	_	-	20	100	μs

ELECTRICAL CHARACTERISTICS (continued) ($V_{in} = 3.0 \text{ V}$, $C_{in} = 1.0 \text{ }\mu\text{F}$, $C_{out} = 1.0 \text{ }\mu\text{F}$, for typical value $T_A = 25^{\circ}\text{C}$, for min and max values $T_A = -40^{\circ}\text{C}$ to 85°C , $T_{jmax} = 125^{\circ}\text{C}$, unless otherwise noted)

Characteristic	Symbol	Min	Тур	Max	Unit
-2.5 V					
Output Voltage $(T_A = -40^{\circ}\text{C to }85^{\circ}\text{C}, I_{out} = 1.0 \text{ mA to }150 \text{ mA})$	V _{out}	2.438	2.5	2.563	V
Line Regulation (V _{in} = 3.0 V to 6.0 V, I _{out} = 1.0 mA)	Reg _{line}	-	1.0	10	mV
Load Regulation (I _{out} = 1.0 mA to 150 mA)	Reg _{load}	-	15	45	mV
Dropout Voltage (Measured at V_{out} –2.0%, T_A = –40°C to 85°C) (lout = 1.0 mA) (lout = 75 mA) (lout = 150 mA)	V _{in} -V _{out}	- - -	2.0 100 190	10 170 270	mV
Output Short Circuit Current	I _{out(max)}	200	540	700	mA
Ripple Rejection $(V_{in} = V_{out (nom.)} + 1.0 \text{ V} + 0.5 \text{ V}_{pp}, f = 1.0 \text{ kHz}, I_0 = 60 \text{ mA})$	RR	-	62	_	dB
Quiescent Current (Enable Input = 0 V) (Enable Input = 0.9 V, I _{out} = 1.0 mA) (Enable Input = 0.9 V, I _{out} = 150 mA)	ΙQ	- - -	0.01 180 180	1.0 300 300	μΑ
Enable Input Threshold Voltage (Voltage Increasing, Output Turns On, Logic High) (Voltage Decreasing, Output Turns Off, Logic Low)	$V_{\text{th}(\text{EN})}$	0.9	- -	_ 0.15	V
Enable Input Bias Current	I _{IB(EN)}	-	3.0	100	nA
Output Turn On Time (Enable Input = 0 V to V _{in})	-	-	20	100	μs

ELECTRICAL CHARACTERISTICS ($V_{in}=3.1~V,~C_{in}=1.0~\mu F,~C_{out}=1.0~\mu F,~for~typical~value~T_A=25^{\circ}C,~for~min~and~max~values~T_A=-40^{\circ}C~to~85^{\circ}C,~T_{jmax}=125^{\circ}C,~unless~otherwise~noted)$

Characteristic	Symbol	Min	Тур	Max	Unit
-2.6 V					
Output Voltage $(T_A = -40$ °C to 85°C, $I_{out} = 1.0$ mA to 150 mA)	V _{out}	2.535	2.6	2.665	V
Line Regulation (V _{in} = 3.0 V to 6.0 V, I _{out} = 1.0 mA)	Reg _{line}	-	1.0	10	mV
Load Regulation (I _{out} = 1.0 mA to 150 mA)	Reg _{load}	-	15	45	mV
Dropout Voltage (Measured at V_{out} –2.0%, T_A = –40°C to 85°C) (lout = 1.0 mA) (lout = 75 mA) (lout = 150 mA)	V _{in} -V _{out}		2.0 - -	10 - -	mV
Output Short Circuit Current	I _{out(max)}	200	540	700	mA
Ripple Rejection $(V_{in} = V_{out (nom.)} + 1.0 \text{ V} + 0.5 \text{ V}_{pp}, f = 1.0 \text{ kHz}, I_o = 60 \text{ mA})$	RR	-	62	_	dB
Quiescent Current (Enable Input = 0 V) (Enable Input = 0.9 V, I _{out} = 1.0 mA) (Enable Input = 0.9 V, I _{out} = 150 mA)	ΙQ	- - -	0.01 180 180	1.0 300 300	μΑ
Enable Input Threshold Voltage (Voltage Increasing, Output Turns On, Logic High) (Voltage Decreasing, Output Turns Off, Logic Low)	V _{th(EN)}	0.9	- -	_ 0.15	V
Enable Input Bias Current	I _{IB(EN)}	-	3.0	100	nA
Output Turn On Time (Enable Input = 0 V to V _{in})	-	-	20	100	μs

ELECTRICAL CHARACTERISTICS ($V_{in}=3.2$ V, $C_{in}=1.0$ μF , $C_{out}=1.0$ μF , for typical value $T_A=25^{\circ}C$, for min and max values $T_A=-40^{\circ}C$ to $85^{\circ}C$, $T_{jmax}=125^{\circ}C$, unless otherwise noted)

Characteristic	Symbol	Min	Тур	Max	Unit
-2.7 V					
Output Voltage $(T_A = -40^{\circ}\text{C to }85^{\circ}\text{C}, I_{\text{out}} = 1.0 \text{ mA to }150 \text{ mA})$	V _{out}	2.633	2.7	2.768	V
Line Regulation (V _{in} = 3.2 V to 6.0 V, I _{out} = 1.0 mA)	Reg _{line}	-	1.0	10	mV
Load Regulation (I _{out} = 1.0 mA to 150 mA)	Reg _{load}	-	15	45	mV
Dropout Voltage (Measured at V_{out} –2.0%, T_A = –40°C to 85°C) (lout = 1.0 mA) (lout = 75 mA) (lout = 150 mA)	V _{in} -V _{out}	- - -	2.0 90 180	10 160 260	mV
Output Short Circuit Current	I _{out(max)}	200	540	700	mA
Ripple Rejection $(V_{in} = V_{out (nom.)} + 1.0 \text{ V} + 0.5 \text{ V}_{pp}, f = 1.0 \text{ kHz}, I_o = 60 \text{ mA})$	RR	_	62	-	dB
Quiescent Current (Enable Input = 0 V) (Enable Input = 0.9 V, I _{out} = 1.0 mA) (Enable Input = 0.9 V, I _{out} = 150 mA)	IQ	- - -	0.01 185 185	1.0 300 300	μΑ
Enable Input Threshold Voltage (Voltage Increasing, Output Turns On, Logic High) (Voltage Decreasing, Output Turns Off, Logic Low)	V _{th(EN)}	0.9 -	-	_ 0.15	V
Enable Input Bias Current	I _{IB(EN)}	-	3.0	100	nA
Output Turn On Time (Enable Input = 0 V to V _{in})	_	-	20	100	μs

ELECTRICAL CHARACTERISTICS ($V_{in}=3.3~V,~C_{in}=1.0~\mu F,~C_{out}=1.0~\mu F,~for~typical~value~T_A=25^{\circ}C,~for~min~and~max~values~T_A=-40^{\circ}C~to~85^{\circ}C,~T_{jmax}=125^{\circ}C,~unless~otherwise~noted)$

Characteristic	Symbol	Min	Тур	Max	Unit
-2.8 V					
Output Voltage $(T_A = -40$ °C to 85°C, $I_{out} = 1.0$ mA to 150 mA)	V _{out}	2.730	2.8	2.870	V
Line Regulation (V _{in} = 3.3 V to 6.0 V, I _{out} = 1.0 mA)	Reg _{line}	-	1.0	10	mV
Load Regulation (I _{out} = 1.0 mA to 150 mA)	Reg _{load}	_	15	45	mV
Dropout Voltage (Measured at V_{out} –2.0%, T_A = –40°C to 85°C) (lout = 1.0 mA) (lout = 75 mA) (lout = 150 mA)	V _{in} -V _{out}	1 1 1	2.0 90 170	10 150 250	mV
Output Short Circuit Current	I _{out(max)}	200	540	700	mA
Ripple Rejection $(V_{in} = V_{out (nom.)} + 1.0 \text{ V} + 0.5 \text{ V}_{pp}, f = 1.0 \text{ kHz}, I_o = 60 \text{ mA})$	RR	-	62	_	dB
Quiescent Current (Enable Input = 0 V) (Enable Input = 0.9 V, I _{out} = 1.0 mA) (Enable Input = 0.9 V, I _{out} = 150 mA)	ΙQ	- - -	0.01 185 185	1.0 300 300	μΑ
Enable Input Threshold Voltage (Voltage Increasing, Output Turns On, Logic High) (Voltage Decreasing, Output Turns Off, Logic Low)	V _{th(EN)}	0.9	- -	_ 0.15	V
Enable Input Bias Current	I _{IB(EN)}	_	3.0	100	nA
Output Turn On Time (Enable Input = 0 V to V _{in})	-	-	20	100	μs

ELECTRICAL CHARACTERISTICS ($V_{in}=3.5~V,~C_{in}=1.0~\mu F,~C_{out}=1.0~\mu F,~for~typical~value~T_A=25^{\circ}C,~for~min~and~max~values~T_A=-40^{\circ}C~to~85^{\circ}C,~T_{jmax}=125^{\circ}C,~unless~otherwise~noted)$

Characteristic	Symbol	Min	Тур	Max	Unit
-3.0 V					
Output Voltage $(T_A = -40^{\circ}\text{C to }85^{\circ}\text{C}, I_{\text{out}} = 1.0 \text{ mA to }150 \text{ mA})$	V _{out}	2.925	3.0	3.075	V
Line Regulation (V _{in} = 3.5 V to 6.0 V, I _{out} = 1.0 mA)	Reg _{line}	_	1.0	10	mV
Load Regulation (I _{out} = 1.0 mA to 150 mA)	Reg _{load}	_	15	45	mV
Dropout Voltage (Measured at V_{out} –2.0%, T_A = –40°C to 85°C) (lout = 1.0 mA) (lout = 75 mA) (lout = 150 mA)	V _{in} -V _{out}	- - -	2.0 85 165	10 130 240	mV
Output Short Circuit Current	I _{out(max)}	200	540	700	mA
Ripple Rejection $(V_{in} = V_{out (nom.)} + 1.0 \text{ V} + 0.5 \text{ V}_{pp}, f = 1.0 \text{ kHz}, I_o = 60 \text{ mA})$	RR	_	62	-	dB
Quiescent Current (Enable Input = 0 V) (Enable Input = 0.9 V, I _{out} = 1.0 mA) (Enable Input = 0.9 V, I _{out} = 150 mA)	Ι _Q	- - -	0.01 190 190	1.0 300 300	μΑ
Enable Input Threshold Voltage (Voltage Increasing, Output Turns On, Logic High) (Voltage Decreasing, Output Turns Off, Logic Low)	V _{th(EN)}	0.9	- -	_ 0.15	V
Enable Input Bias Current	I _{IB(EN)}	-	3.0	100	nA
Output Turn On Time (Enable Input = 0 V to V _{in})	-	-	20	100	μs

ELECTRICAL CHARACTERISTICS ($V_{in}=3.8~V,~C_{in}=1.0~\mu F,~C_{out}=1.0~\mu F,~for~typical~value~T_A=25^{\circ}C,~for~min~and~max~values~T_A=-40^{\circ}C~to~85^{\circ}C,~T_{jmax}=125^{\circ}C,~unless~otherwise~noted)$

Characteristic	Symbol	Min	Тур	Max	Unit
-3.3 V					
Output Voltage $(T_A = -40^{\circ}\text{C to }85^{\circ}\text{C}, I_{\text{out}} = 1.0 \text{ mA to }150 \text{ mA})$	V _{out}	3.218	3.3	3.383	V
Line Regulation (V _{in} = 3.8 V to 6.0 V, I _{out} = 1.0 mA)	Reg _{line}	-	1.0	10	mV
Load Regulation (I _{out} = 1.0 mA to 150 mA)	Reg _{load}	-	15	45	mV
Dropout Voltage (Measured at V_{out} –2.0%, T_A = –40°C to 85°C) (lout = 1.0 mA) (lout = 75 mA) (lout = 150 mA)	V _{in} -V _{out}		2.0 80 150	10 110 230	mV
Output Short Circuit Current	I _{out(max)}	200	540	700	mA
Ripple Rejection $(V_{in} = V_{out (nom.)} + 1.0 \text{ V} + 0.5 \text{ V}_{pp}, f = 1.0 \text{ kHz}, I_0 = 60 \text{ mA})$	RR	-	62	_	dB
Quiescent Current (Enable Input = 0 V) (Enable Input = 0.9 V, I _{out} = 1.0 mA) (Enable Input = 0.9 V, I _{out} = 150 mA)	ΙQ	- - -	0.01 195 195	1.0 300 300	μΑ
Enable Input Threshold Voltage (Voltage Increasing, Output Turns On, Logic High) (Voltage Decreasing, Output Turns Off, Logic Low)	V _{th(EN)}	0.9	- -	_ 0.15	V
Enable Input Bias Current	I _{IB(EN)}	-	3.0	100	nA
Output Turn On Time (Enable Input = 0 V to V _{in})	_	-	20	100	μs


ELECTRICAL CHARACTERISTICS ($V_{in} = 5.5 \text{ V}$, $C_{in} = 1.0 \mu\text{F}$, $C_{out} = 1.0 \mu\text{F}$, for typical value $T_A = 25^{\circ}\text{C}$, for min and max values $T_A = -40^{\circ}\text{C}$ to 85°C , $T_{jmax} = 125^{\circ}\text{C}$, unless otherwise noted)

Characteristic	Symbol	Min	Тур	Max	Unit
–5.0 V					
Output Voltage $(T_A = -40^{\circ}\text{C to } 85^{\circ}\text{C}, I_{\text{out}} = 1.0 \text{ mA to } 150 \text{ mA})$	V _{out}	4.875	5.0	5.125	V
Line Regulation (V _{in} = 5.5 V to 6.0 V, I _{out} = 1.0 mA)	Reg _{line}	-	1.0	10	mV
Load Regulation (I _{out} = 1.0 mA to 150 mA)	Reg _{load}	-	15	45	mV
Dropout Voltage (Measured at V_{out} –2.0%, T_A = –40°C to 85°C) (lout = 1.0 mA) (lout = 75 mA) (lout = 150 mA)	V _{in} -V _{out}	- - -	2.0 60 120	10 100 180	mV
Output Short Circuit Current	I _{out(max)}	200	540	700	mA
Ripple Rejection $(V_{in} = V_{out (nom.)} + 1.0 \text{ V} + 0.5 \text{ V}_{pp}, f = 1.0 \text{ kHz}, I_0 = 60 \text{ mA})$	RR	-	62	_	dB
Quiescent Current (Enable Input = 0 V) (Enable Input = 0.9 V, I _{out} = 1.0 mA) (Enable Input = 0.9 V, I _{out} = 150 mA)	IQ	- - -	0.01 210 210	1.0 300 300	μΑ
Enable Input Threshold Voltage (Voltage Increasing, Output Turns On, Logic High) (Voltage Decreasing, Output Turns Off, Logic Low)	V _{th(EN)}	0.9	- -	_ 0.15	V
Enable Input Bias Current	I _{IB(EN)}	-	3.0	100	nA
Output Turn On Time (Enable Input = 0 V to V _{in})	-	-	20	100	μs

^{4.} Maximum package power dissipation limits must be observed.

$$PD = \frac{T_{J(max)} - T_{A}}{R_{\theta JA}}$$


5. Low duty cycle pulse techniques are used during testing to maintain the junction temperature as close to ambient as possible.



200 $V_{out(nom.)} = 3.3 V$ Vin - Vout, Dropout Voltage (mV) 180 160 150 mA Load 140 120 mA Load 120 100 mA Load 100 80 50 -25 25 75 100 125 Temperature (°C)

Figure 2. Dropout Voltage vs. Temperature

Figure 3. Dropout Voltage vs. Temperature







Figure 4. Dropout Voltage vs. Temperature

Figure 5. Dropout Voltage vs. Temperature






Figure 6. Dropout Voltage vs. Temperature

Figure 7. Dropout Voltage vs. Temperature




Figure 8. Output Voltage vs. Temperature

Figure 9. Output Voltage vs. Temperature




Figure 10. Output Voltage vs. Temperature

Figure 11. Quiescent Current vs. Temperature





Figure 12. Quiescent Current vs. Input Voltage

Figure 13. Quiescent Current vs. Input Voltage


6.0



225 200 175 Ground Pin Current (μA) 150 125 100 75 50 $V_{out(nom.)} = 3.3 \text{ V}$ $I_{out} = 50 \text{ mA}$ 25 T_A = 25°C 1.0 2.0 3.0 4.0 5.0 6.0 Input Voltage (V)

Figure 14. Ground Pin Current vs. Input Voltage

Figure 15. Ground Pin Current vs. Input Voltage







Figure 16. Current Limit vs. Input Voltage

Figure 17. Ripple Rejection vs. Frequency






Figure 18. Output Noise Density

Figure 19. Line Transient Response




Figure 20. Line Transient Response

Figure 21. Load Transient Response





Figure 22. Load Transient Response

Figure 23. Turn-off Response






Figure 24. Output Voltage vs. Input Voltage

Figure 25. Output Voltage vs. Input Voltage




Figure 26. Output Voltage vs. Input Voltage

DEFINITIONS

Load Regulation

The change in output voltage for a change in output load current at a constant temperature.

Dropout Voltage

The input/output differential at which the regulator output no longer maintains regulation against further reductions in input voltage. Measured when the output drops 2% below its nominal. The junction temperature, load current, and minimum input supply requirements affect the dropout level.

Output Noise Voltage

This is the integrated value of the output noise over a specified frequency range. Input voltage and output load current are kept constant during the measurement. Results are expressed in $\mu VRMS$ or $nV\sqrt{Hz}$.

Quiescent Current

The current which flows through the ground pin when the regulator operates without a load on its output: internal IC operation, bias, etc. When the LDO becomes loaded, this term is called the Ground current. It is actually the difference between the input current (measured through the LDO input pin) and the output current.

Line Regulation

The change in output voltage for a change in input voltage. The measurement is made under conditions of low dissipation or by using pulse technique such that the average chip temperature is not significantly affected.

Line Transient Response

Typical over and undershoot response when input voltage is excited with a given slope.

Thermal Protection

Internal thermal shutdown circuitry is provided to protect the integrated circuit in the event that the maximum junction temperature is exceeded. When activated at typically 160°C, the regulator turns off. This feature is provided to prevent failures from accidental overheating.

Maximum Package Power Dissipation

The power dissipation level at which the junction temperature reaches its maximum operating value, i.e. 125°C.

APPLICATIONS INFORMATION

The NCP500 series regulators are protected with internal thermal shutdown and internal current limit. A typical application circuit is shown in Figure 27.

Input Decoupling (C1)

A 1.0 μF capacitor either ceramic or tantalum is recommended and should be connected close to the NCP500 package. Higher values and lower ESR will improve the overall line transient response.

Output Decoupling (C2)

The NCP500 is a stable component and does not require a minimum Equivalent Series Resistance (ESR) or a minimum output current. The minimum decoupling value is $1.0~\mu F$ and can be augmented to fulfill stringent load transient requirements. The regulator accepts ceramic chip capacitors as well as tantalum devices. Larger values improve noise rejection and load regulation transient response. Figure 29 shows the stability region for a range of operating conditions and ESR values.

Noise Decoupling

The NCP500 is a low noise regulator without the need of an external bypass capacitor. It typically reaches a noise level of $50\,\mu\text{VRMS}$ overall noise between 10 Hz and 100 kHz. The classical bypass capacitor impacts the start up phase of standard LDOs. However, thanks to its low noise architecture, the NCP500 operates without a bypass element and thus offers a typical 20 μ s start up phase.

Enable Operation

The enable pin will turn on or off the regulator. These limits of threshold are covered in the electrical specification section of this data sheet. The turn–on/turn–off transient voltage being supplied to the enable pin should exceed a slew rate of 10 mV/ $\!\mu s$ to ensure correct operation. If the enable is not to be used then the pin should be connected to V_{in} .

Thermal

As power across the NCP500 increases, it might become necessary to provide some thermal relief. The maximum power dissipation supported by the device is dependent upon board design and layout. Mounting pad configuration on the PCB, the board material, and the ambient temperature effect the rate of junction temperature rise for the part. This is stating that when the NCP500 has good thermal conductivity through the PCB, the junction temperature will be relatively low with high power dissipation applications.

The maximum dissipation the package can handle is given by:

$$PD = \frac{TJ(max) - TA}{Raja}$$

If T_J is not recommended to exceed 125°C, then the NCP500 can dissipate up to 400 mW @ 25°C.

The power dissipated by the NCP500 can be calculated from the following equation:

$$P_{tot} = [V_{in} * I_{gnd} (I_{out})] + [V_{in} - V_{out}] * I_{out}$$

or

$$V_{\text{inMAX}} = \frac{P_{\text{tot}} + V_{\text{out}} * I_{\text{out}}}{I_{\text{gnd}} + I_{\text{out}}}$$

If a 150 mA output current is needed the ground current is extracted from the data sheet curves: $200 \,\mu\text{A}$ @ 150 mA. For a NCP500SN18T1 (1.8 V), the maximum input voltage will then be 4.4 V, good for a 1 Cell Li–ion battery.

Hints

Please be sure the V_{in} and GND lines are sufficiently wide. When the impedance of these lines is high, there is a chance to pick up noise or cause the regulator to malfunction.

Set external components, especially the output capacitor, as close as possible to the circuit, and make leads as short as possible.

Package Placement

DFN packages can be placed using standard pick and place equipment with an accuracy of ± 0.05 mm. Component pick and place systems are composed of a vision system that recognizes and positions the component and a mechanical system which physically performs the pick and place operation. Two commonly used types of vision systems are: (1) a vision system that locates a package silhouette and (2) a vision system that locates individual bumps on the interconnect pattern. The latter type renders more accurate place but tends to be more expensive and time consuming. Both methods are acceptable since the parts align due to a self-centering feature of the DFN solder joint during solder re-flow.


Solder Paste

Type 3 or Type 4 solder paste is acceptable.

Re-flow and Cleaning

The DFN may be assembled using standard IR/IR convection SMT re-flow processes without any special considerations. As with other packages, the thermal profile for specific board locations must be determined. Nitrogen purge is recommended during solder for no-clean fluxes. The DFN is qualified for up to three re-flow cycles at 235°C peak (J-STD-020). The actual temperature of the DFN is a function of:

- Component density
- Component location on the board
- Size of surrounding components






Figure 27. Typical Application Circuit

Figure 28. Typical Application Circuit




Figure 29. Stability




Figure 30. Current Boost Regulator

The NCP500 series can be current boosted with a PNP transistor. Resistor R in conjunction with V_{BE} of the PNP determines when the pass transistor begins conducting; this circuit is not short circuit proof. Input/Output differential voltage minimum is increased by V_{BE} of the pass resistor.





Figure 31. Current Boost Regulator with Short Circuit Limit

Short circuit current limit is essentially set by the V_{BE} of Q2 and R1. $I_{SC} = ((V_{BEQ2} - ib * R2) / R1) + I_{O(max)}$ Regulator






Figure 32. Delayed Turn-on

Figure 33. Delayed Turn-on

If a delayed turn–on is needed during power up of several voltages then the above schematic can be used. Resistor R, and capacitor C, will delay the turn–on of the bottom regulator. A few values were chosen and the resulting delay can be seen in Figure 33.

The graph shows the delay between the enable signal and output turn-on for various resistor and capacitor values.




Figure 34. Input Voltages Greater than 6.0 V

A regulated output can be achieved with input voltages that exceed the 6.0 V maximum rating of the NCP500 series with the addition of a simple pre–regulator circuit. Care must be taken to prevent Q1 from overheating when the regulated output (Vout) is shorted to $G_{nd.}$

ORDERING INFORMATION


Device*	Nominal Output Voltage	Marking	Package	Shipping [†]
NCP500SN18T1 NCP500SN18T1G NCP500SN185T1 NCP500SN185T1G NCP500SN25T1G NCP500SN25T1G NCP500SN26T1 NCP500SN26T1G NCP500SN27T1 NCP500SN27T1 NCP500SN27T1G NCP500SN28T1 NCP500SN28T1G NCP500SN30T1 NCP500SN30T1 NCP500SN30T1G NCP500SN33T1 NCP500SN33T1G NCP500SN33T1G NCP500SN50T1 NCP500SN50T1	1.8 1.85 1.85 2.5 2.5 2.6 2.6 2.7 2.7 2.8 2.8 3.0 3.0 3.3 3.3 5.0 5.0	LCS LCS LFL LFL LCT LCT LFM LFM LCU LCU LCU LCV LCV LCV LCV LCV LCV LCW LCW LCX LCX LCX LCY LCY	TSOP-5	3000 Units/ 7" Tape & Reel
NCP500SQL18T1 NCP500SQL18T1G NCP500SQL25T1 NCP500SQL25T1G NCP500SQL27T1 NCP500SQL27T1G NCP500SQL28T1 NCP500SQL28T1G NCP500SQL30T1 NCP500SQL30T1G NCP500SQL33T1 NCP500SQL33T1G NCP500SQL33T1G NCP500SQL33T1G NCP500SQL50T1 NCP500SQL50T1	1.8 1.8 2.5 2.5 2.7 2.7 2.8 2.8 3.0 3.0 3.3 5.0 5.0	LD LE LE LF LF LG LG LH LH LJ LJ LK LK	DFN6 2x2.2	


For availability of other output voltages, please contact your local ON Semiconductor Sales Representative.

[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.
*The "G" suffix indicates Pb–Free package available.

PACKAGE DIMENSIONS

TSOP-5 **SN SUFFIX** CASE 483-02 ISSUE E






- NOTES:
 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
 2. CONTROLLING DIMENSION: MILLIMETER.
 3. MAXIMUM LEAD THICKNESS INCLUDES LEAD FINISH THICKNESS. MINIMUM LEAD THICKNESS IS THE MINIMUM THICKNESS OF BASE MATERIAL.
 4. A AND B DIMENSIONS DO NOT INCLUDE MOLD FLASH, PROTRUSIONS, OR GATE BURRS.

	MILLIMETERS		INCHES	
DIM	MIN	MAX	MIN	MAX
Α	2.90	3.10	0.1142	0.1220
В	1.30	1.70	0.0512	0.0669
С	0.90	1.10	0.0354	0.0433
D	0.25	0.50	0.0098	0.0197
G	0.85	1.05	0.0335	0.0413
Н	0.013	0.100	0.0005	0.0040
J	0.10	0.26	0.0040	0.0102
K	0.20	0.60	0.0079	0.0236
L	1.25	1.55	0.0493	0.0610
М	0	10	0	10
S	2.50	3.00	$0.098\overline{5}$	0.1181


SOLDERING FOOTPRINT*





*For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

PACKAGE DIMENSIONS

DFN6 2x2.2 mm SQL SUFFIX CASE 488-03 ISSUE G








- NOTES:
 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
 2. CONTROLLING DIMENSION: MILLIMETERS.
 3. DIMENSION 5 APPLIES TO PLATED TERMINAL AND IS MEASURED BETWEEN 0.25 AND 0.30mm FROM TERMINAL.
 4. COPLANARITY APPLIES TO THE EXPOSED PAD AS WELL AS THE TERMINALS.
 5. TERMINAL 5 MAY HAVE MOLD COMPOUND MATERIAL ALONG SIDE FORE

- MATERIAL ALONG SIDE EDGE.

 6. DETAILS A AND B SHOW OPTIONAL VIEWS FOR END OF TERMINAL LEAD AT EDGE OF PACKAGE AND SIDE EDGE OF PACKAGE.

	MILLIMETERS				
DIM	MIN	NOM	MAX		
Α	0.80	0.90	1.00		
A1	0.00	0.03	0.05		
A3	0.20 REF				
b	0.20	0.25	0.30		
b1	0.30	0.35	0.40		
D	2.00 BSC				
D2	0.40	0.50	0.60		
E	2.20 BSC				
е	0.65 BSC				
L	0.30	0.35	0.40		
L1	0.00	0.05	0.10		

SOLDERING FOOTPRINT*



SCALE 10:1

*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ON Semiconductor and was registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights or the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 61312, Phoenix, Arizona 85082–1312 USA Phone: 480–829–7710 or 800–344–3860 Toll Free USA/Canada Fax: 480–829–7709 or 800–344–3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800–282–9855 Toll Free USA/Canada

Japan: ON Semiconductor, Japan Customer Focus Center 2–9–1 Kamimeguro, Meguro–ku, Tokyo, Japan 153–0051 Phone: 81–3–5773–3850

ON Semiconductor Website: http://onsemi.com

Order Literature: http://www.onsemi.com/litorder

For additional information, please contact your local Sales Representative.