



NDS335N N-Channel Logic Level Enhancement Mode Field Effect Transistor

General Description

These N-Channel logic level enhancement mode power field effect transistors are produced using Fairchild's proprietary, high cell density, DMOS technology. This very high density process is especially tailored to minimize on-state resistance. These devices are particularly suited for low voltage applications in notebook computers, portable phones, PCMCIA cards, and other battery powered circuits where fast switching, and low in-line power loss are needed in a very small outline surface mount package.

Features

- 1.7 A, 20 V. $R_{DS(ON)} = 0.14 \Omega$ @ $V_{GS} = 2.7$ V
 $R_{DS(ON)} = 0.11 \Omega$ @ $V_{GS} = 4.5$ V.
- Industry standard outline SOT-23 surface mount package using proprietary SuperSOT™-3 design for superior thermal and electrical capabilities.
- High density cell design for extremely low $R_{DS(ON)}$.
- Exceptional on-resistance and maximum DC current capability.



Absolute Maximum Ratings

$T_A = 25^\circ\text{C}$ unless otherwise noted

Symbol	Parameter	NDS335N	Units
V_{DSS}	Drain-Source Voltage	20	V
V_{GSS}	Gate-Source Voltage - Continuous	8	V
I_D	Maximum Drain Current - Continuous (Note 1a)	1.7	A
	- Pulsed	10	
P_D	Maximum Power Dissipation (Note 1a)	0.5	W
	(Note 1b)	0.46	
T_J, T_{STG}	Operating and Storage Temperature Range	-55 to 150	°C

THERMAL CHARACTERISTICS

$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient (Note 1a)	250	°C/W
$R_{\theta JC}$	Thermal Resistance, Junction-to-Case (Note 1)	75	°C/W

Electrical Characteristics ($T_A = 25^\circ\text{C}$ unless otherwise noted)						
Symbol	Parameter	Conditions	Min	Typ	Max	Units
OFF CHARACTERISTICS						
BV_{DSS}	Drain-Source Breakdown Voltage	$V_{\text{GS}} = 0 \text{ V}, I_D = 250 \mu\text{A}$	20			V
I_{DSS}	Zero Gate Voltage Drain Current	$V_{\text{DS}} = 16 \text{ V}, V_{\text{GS}} = 0 \text{ V}$ $T_J = 125^\circ\text{C}$			10	μA
I_{GSSF}	Gate - Body Leakage, Forward	$V_{\text{GS}} = 8 \text{ V}, V_{\text{DS}} = 0 \text{ V}$			100	nA
I_{GSSR}	Gate - Body Leakage, Reverse	$V_{\text{GS}} = -8 \text{ V}, V_{\text{DS}} = 0 \text{ V}$			-100	nA
ON CHARACTERISTICS (Note 2)						
$V_{\text{GS(th)}}$	Gate Threshold Voltage	$V_{\text{DS}} = V_{\text{GS}}, I_D = 250 \mu\text{A}$ $T_J = 125^\circ\text{C}$	0.5	0.7	1	V
$R_{\text{DS(ON)}}$	Static Drain-Source On-Resistance	$V_{\text{GS}} = 2.7 \text{ V}, I_D = 1.7 \text{ A}$ $T_J = 125^\circ\text{C}$		0.084	0.14	Ω
		$V_{\text{GS}} = 4.5 \text{ V}, I_D = 1.7 \text{ A}$		0.13	0.25	
$I_{\text{D(ON)}}$	On-State Drain Current	$V_{\text{GS}} = 2.7 \text{ V}, V_{\text{DS}} = 5 \text{ V}$	5			A
		$V_{\text{GS}} = 4.5 \text{ V}, V_{\text{DS}} = 5 \text{ V}$	10			
g_{fs}	Forward Transconductance	$V_{\text{DS}} = 5 \text{ V}, I_D = 1.7 \text{ A}$,		6		S
DYNAMIC CHARACTERISTICS						
C_{iss}	Input Capacitance	$V_{\text{DS}} = 10 \text{ V}, V_{\text{GS}} = 0 \text{ V}, f = 1.0 \text{ MHz}$		240		pF
C_{oss}	Output Capacitance			130		pF
C_{rss}	Reverse Transfer Capacitance			40		pF
SWITCHING CHARACTERISTICS (Note 2)						
$t_{\text{d(on)}}$	Turn - On Delay Time	$V_{\text{DD}} = 5 \text{ V}, I_D = 1 \text{ A}, V_{\text{GS}} = 4.5 \text{ V}, R_{\text{Gen}} = 6 \Omega$		8	20	ns
t_r	Turn - On Rise Time			29	45	ns
$t_{\text{d(off)}}$	Turn - Off Delay Time			28	40	ns
t_f	Turn - Off Fall Time			8	20	ns
Q_g	Total Gate Charge	$V_{\text{DS}} = 10 \text{ V}, I_D = 1.7 \text{ A}, V_{\text{GS}} = 4.5 \text{ V}$		6.4	9	nC
Q_{gs}	Gate-Source Charge			0.5		nC
Q_{gd}	Gate-Drain Charge			2		nC

Electrical Characteristics ($T_A = 25^\circ\text{C}$ unless otherwise noted)


Symbol	Parameter	Conditions	Min	Typ	Max	Units
DRAIN-SOURCE DIODE CHARACTERISTICS AND MAXIMUM RATINGS						
I_S	Maximum Continuous Drain-Source Diode Forward Current			0.42	A	
I_{SM}	Maximum Pulsed Drain-Source Diode Forward Current			10	A	
V_{SD}	Drain-Source Diode Forward Voltage	$V_{GS} = 0 \text{ V}, I_S = 0.42 \text{ A}$ (Note 2)		0.8	1.2	V

Notes:

1. R_{JCA} is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins. R_{JCA} is guaranteed by design while R_{JCA} is determined by the user's board design.

$$P_D(t) = \frac{T_J - T_A}{R_{JCA}(t)} = \frac{T_J - T_A}{R_{JCA}(t)} = I_D^2(t) \times R_{DS(ON)}(t)$$

Typical R_{JCA} using the board layouts shown below on 4.5" x 5" FR-4 PCB in a still air environment:



Scale 1 : 1 on letter size paper

2. Pulse Test: Pulse Width $\leq 300\mu\text{s}$, Duty Cycle $\leq 2.0\%$.

Typical Electrical Characteristics




Figure 1. On-Region Characteristics.




Figure 2. On-Resistance Variation with Drain Current and Gate Voltage.




Figure 3. On-Resistance Variation with Temperature.




Figure 4. On-Resistance Variation with Drain Current and Temperature.




Figure 5. Transfer Characteristics.




Figure 6. Gate Threshold Variation with Temperature.

Typical Electrical Characteristics (continued)




Figure 7. Breakdown Voltage Variation with Temperature.




Figure 8. Body Diode Forward Voltage Variation with Source Current and Temperature.




Figure 9. Capacitance Characteristics.




Figure 10. Gate Charge Characteristics.




Figure 11. Switching Test Circuit.




Figure 12. Switching Waveforms.

Typical Electrical Characteristics (continued)




Figure 13. Transconductance Variation with Drain Current and Temperature.




Figure 14. Maximum Safe Operating Area




Figure 15. SuperSOT™-3 Maximum Steady-State Power Dissipation versus Copper Mounting Pad Area.




Figure 16. Maximum Steady-State Drain Current versus Copper Mounting Pad Area.




Figure 17. Transient Thermal Response Curve.

Note : Characterization performed using the conditions described in note 1b. Transient thermal change depending on the circuit board design.

response will