PRELIMINARY

BIT MAP LCD DRIVER

■ GENERAL DESCRIPTION

The NJU6583 is a bit map LCD driver to display graphics or ch aracters.

It contains 3,696 bits display data RAM, microprocessor interfa ce circuits, instruction decoder, 96-segment and 33-common(1 out of 33-driver is prepared for Icon display)drivers.

The bit image display data is transferred to the display data RA M by serial or 8-bit parallel mode.

The NJU6583 automatically performs 7 or 15 dots horizontal sm ooth scroll, therefore the horizontal character scroll is easily contr olled by the MPU.

33 x 96 dot graphics or 6-character 2-line by 16 x 16 dot character with icon are displayed by NJU6583 itself.

The wide operating voltage like as 2.4V to 5.5V and low operating current are useful to apply small sized battery operated items.

PACKAGE OUTLINE

NJU6583CH


FEATURES

- Direct Correspondence between Display Data RAM and LCD Pixel
- Display Data RAM 3,696 bits
- LCD Drivers 32-common + 1 Icon common x 96-segment
- Direct Interface with both of 68 and 80 type MPU
- Serial Interface
- Programmable Duty Ratio ; 1/32 or 1/33 Duty
- Useful Instruction Set Display Data Read/Write, Display ON/OFF Cont, Inverse Display, Page Address Set, Column Address Set, Status Read, All On/Off, Icon Display, Read Modify Write, Common Driver Order Assignment, Power Saving, and Scroll ON/OFF.
- Power Supply Circuits for LCD Incorporated Step up Circuits, Regulator, Voltage Follower x 4
- Electrical Variable Resistance
- Low Power Consumption
- Operating Voltage --- 2.4V ~ 5.5V
- LCD Driving Voltage 6.0V ~ 10V
- Package Outline --- Bumped Chip / TCP
- C-MOS Technology

New Japan Radio Co., Ltd.



PAD LOCATION



-New Japan Radio Co., Ltd.

Chip Center Chip Size Chip Thickness Bump Size Bump Height Bump Material X=0um, Y=0um X=6.54mm, Y=4.11mm 400um ± 30um 50um x 110um 25um TYP. Au ■ : Four PADs illustrated with this mark are the alignment marks for COG.

NJU6583

■ PAD COORDINATES


Chip Size 6.54mm x 4.11mm(Chip Center X=0um,Y=0um)

PAD No.	Terminal	X=(μm)	Y=(μ m)	PAD No.	Terminal	X=(μm)	Y=(μm)	PAD No.	Terminal	X=(μm)	Y=(μm)
1	DERQ	-2810	-1890	51	SEG ₄	3110	880	101	SEG₅₄	-520	1890
2	CS	-2580	-1890	52	SEG 5	3110	960	102	SEG 5 5	-600	1890
3	SI	-2430	-1890	53	SEG 6	3110	1040	103	SEG 5 6	-680	1890
4	C86	-2290	-1890	54	SEG 7	3110	1120	104	SEG 5 7	-760	1890
5	A0	-2140	-1890	55	SEG 8	3110	1200	105	SEG 5 8	-840	1890
6	WR	-1990	-1890	56	SEG 9	3110	1280	106	SEG 5 9	-920	1890
7	RD	-1850	-1890	57	SEG10	3000	1890	107	SEGso	-1000	1890
8	V DD	-1720	-1890	58	SEG11	2920	1890	108	SEG 6 1	-1080	1890
9	D o	-1400	-1890	59	SEG 1 2	2840	1890	109	SEG 6 2	-1160	1890
10	D 1	-900	-1890	60	SEG ₁₃	2760	1890	110	SEG 6 3	-1240	1890
11	D 2	-400	-1890	61	SEG14	2680	1890	111	SEG ₆₄	-1320	1890
12	Dз	100	-1890	62	SEG 1 5	2600	1890	112	SEG 6 5	-1400	1890
13	D 4	600	-1890	63	SEG ₁₆	2520	1890	113	SEG 6 6	-1480	1890
14	D 5	1100	-1890	64	SEG ₁₇	2440	1890	114	SEG 6 7	-1560	1890
15	D 6	1600	-1890	65	SEG 1 8	2360	1890	115	SEG 6 8	-1640	1890
16	D 7	2100	-1890	66	SEG 1 9	2280	1890	116	SEG 6 9	-1720	1890
17	V ss	2450	-1890	67	SEG ₂₀	2200	1890	117	SEG 7 0	-1800	1890
18	Vour	2560	-1890	68	SEG ₂₁	2120	1890	118	SEG 7 1	-1880	1890
19	C1 ⁺	2670	-1890	69	SEG 2 2	2040	1890	119	SEG 7 2	-1960	1890
20	C1 -	2790	-1890	70	SEG 2 3	1960	1890	120	SEG 73	-2040	1890
21	C2 ⁺	2900	-1890	71	SEG 2 4	1880	1890	121	SEG74	-2120	1890
22	C2 -	3010	-1890	72	SEG ₂₅	1800	1890	122	SEG 7 5	-2200	1890
23	V 5	3110	-1700	73	SEG ₂₆	1720	1890	123	SEG 7 6	-2280	1890
24	VR	3110	-1590	74	SEG ₂₇	1640	1890	124	SEG 7 7	-2360	1890
25	V DD	3110	-1480	75	SEG ₂₈	1560	1890	125	SEG 78	-2440	1890
26	V t	3110	-1370	76	SEG ₂₉	1480	1890	126	SEG 7 9	-2520	1890
27	V 2	3110	-1250	77	SEG30	1400	1890	127	SEG ₈₀	-2600	1890
28	V 3	3110	-1140	78	SEG _{3 1}	1320	1890	128	SEG ₈₁	-2680	1890
29	V 4	3110	-1030	79	SEG 3 2	1240	1890	129	SEG 8 2	-2760	1890
30	V 5	3110	-920	80	SEG 3 3	1160	1890	130	SEG ₈₃	-2840	1890
31	C o	3110	-720	81	SEG 3 4	1080	1890	131	SEG 8 4	-2920	1890
32	С 1	3110	-640	82	SEG 3 5	1000	1890	132	SEG 8 5	-3000	1890
33	C 2	3110	-560	83	SEG 3 6	920	1890	133	SEG ₈₆	-3110	1280
34	C 3	3110	-480	84	SEG 37	840	1890	134	SEG ₈₇	-3110	1200
35	C 4	3110	-400	85	SEG 3 8	760	1890	135	SEG ₈₈	-3110	1120
36	C 5	3110	-320	86	SEG 3 9	680	1890	136	SEG ₈₉	-3110	1040
37	C 6	3110	-240	87	SEG 4 0	600	1890	137	SEG90	-3110	960
38	C 7	3110	-160	88	SEG 4 1	520	1890	138	SEG ₉₁	-3110	880
39	C 8	3110	-80	89	SEG 4 2	440	1890	139	SEG ₉₂	-3110	800
40	С 9	3110	0	90	SEG 4 3	360	1890	140	SEG ₉₃	-3110	720
41	C 10	3110	80	91	SEG 4 4	280	1890	141	SEG ₉₄	-3110	640
42	C 11	3110	160	92	SEG 4 5	200	1890	142	SEG ₉₅	-3110	560
43	C 12	3110	240	93	SEG 4 6	120	1890	143	C 3 1	-3110	480
44	C 1 3	3110	320	94	SEG 4 7	40	1890	144	C 30	-3110	400
45	C 14	3110	400	95	SEG 4 8	-40	1890	145	C 2 9	-3110	320
46	C 15	3110	480	96	SEG 4 9	-120	1890	146	C 28	-3110	240
47	SEG o	3110	560	97	SEGso	-200	1890	147	C 27	-3110	160
48	SEG 1	3110	640	98	SEG 5 1	-280	1890	148	C 26	-3110	80
49	SEG 2	3110	720	99	SEG 5 2	-360	1890	149	C 25	-3110	0
50	SEG a	3110	800	100	SEG 5 3	-440	1890	150	C 2 4	-3110	-80

PAD No.	Terminal	X=(μm)	Y=(μm)
151	C 2 3	-3110	-160
152	C 22	-3110	-240
153	C 21	-3110	-320
154	C 20	-3110	-400
155	C 19	-3110	-480
156	C 18	-3110	-560
157	C 17	-3110	-640
158	C 16	-3110	-720
159	COMI	-3110	-800
160	Τ 2	-3110	-970
161	Тı	-3110	-1110
162	SCL	-3110	-1260
163	CLI	-3110	-1410
164	P/S	-3110	-1560
165	RES	-3110	-1700
ALIGNMENT	A1	-3130	-1920
ALIGNMENT	A2	3130	-1920
ALIGNMENT	B1	3130	1900
ALIGNMENT	B2	-3130	1900



BLOCK DIAGRAM



■ TERMINAL DESCRIPTION

No.	Symbol	1/0	Function
8,25	VDD	Power	V $_{\text{DD}}$ =+5V (Less than 3.3V should be apply when voltage tripler using.)
17	Vss	GND	V ss = 0V
26 - 27 28 29 23,30	V 1 V 2 V 3 V 4 V 5	Power	LCD Driving Voltage Supplying Terminal. If internal voltage tripler does not use, supply each level from outside maintained following relation. V DD≧ V 1≧ V 2≧ V 3≧ V 4≧ V 6 When internal power supply is on, internal circuits generated and supply following LCD bias voltage to V 1~ V 4 terminals.
			Tem. V 1 V 2 V 3 V 4
			Volt. V 5 +4/5V LCD V 5 +3/5V LCD V 5 +2/5V LCD V 5 +1/5V LCD
19 20 21 22	C1 ⁺ C1 ⁻ C2 ⁺ C2 ⁻	0	$(V \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \$
18	ν ουτ	0	Step up voltage output terminal. Connect the step up capacitor between this terminal and V $_{\mbox{ss}}$.
24	VR	I	Voltage adjust terminal. V $_{\rm 5}$ level is adjusted by external bleeder resistance connect between V $_{\rm DD}$ and V $_{\rm 5}$ terminal.
161,160	Τ1,Τ2		LCD bias voltage control terminals.X Don't CareT1T2Step up cir.Voltage Adj.V/F Cir.LXAvailableAvailableAvailableHLNot Avail.AvailableAvailableHHNot Avail.Not Avail.Available
9~16	D ₀ ~ D ⁊	1/0	Tri-state bilateral. Data I/O terminal when 8-bit parallel operation.
5	A0	1	Connect to the Address bus of MPU. The data on the D₀ to D₂ is distinguished Display data or Instruction by this signal. A0 H L Dist. Display Data Instruction
165	RES	1	Reset terminal. When the $\overline{\text{RES}}$ terminal goes to "L", the initialization is performed. Reset operation is executing during "L" state of RES.
2	cs	Ι.	Chip select terminal. Data input/output are available during $\overline{\text{CS}}$ ="L" .
7	RD (E)	I	<when 80="" interface="" mpu="" type="" with=""> RD signal of 80 type MPU input terminal. Active"L". During this signal "L", the data bus becomes as output terminal. <when 68="" interface="" mpu="" type="" with=""> Enable clock of 68 type MPU input terminal. Active "H".</when></when>



No.	Symbol	1/0	Function
6	WR (R/W)	1	<when 80="" interface="" mpu="" type="" with=""> Connect the 80 type MPU WR signal. Active "L". The data on the data bus input synchronizing the rise edge of this signal. <when 68="" interface="" mpu="" type="" with=""> Read/write control signal of 68 type MPU input terminal. R/W H L State Read</when></when>
4	C86	1	Select the MPU interface type. C86 H L C86 terminal should be fixed to V DD or V SS. Status 68 Type 80 Type
3	SI	I	Serial data input terminal.
162	SCL	1	Serial data clock signal input terminal. SI data input at the rise edge of SCL in successively. It convert to the parallel data at the 8th SCL clock rise edge.
164	P/S		Serial or parallel interface select terminal. P/S Chip Select Data/Command Data Read/Write Serial CLK "H" CS A0 D ∘~ D 7 RD, WR - "L" CS A0 SI Write only SCL *RAM data and status read operation is impossible when select the serial interface. • When select the parallel interface (P/S="H"), SI and SCL must be fixed "H" or "L". • When select the serial interface (P/S="L"), RD and WR must be fix "H" or "L", and D ∘ to D 7 becomes to the high impedance state.
163	CLI	1	External clock input terminal.
1	DREQ	0	Data request signal output terminal.(at the scroll ON) Active"H".

JRC

No.	Symbol	I/O	Function
31 ~ 46	C 0 ~ C 1 5	0	LCD drive output terminals. • Common output terminals : C • to C • 1 • Segment output terminals : SEG • to SEG • 5 • Segment output terminal
47 ~	SEG 。		Segment driving output terminals. The following output voltage is selected by combination of FR and data in the RAM.
142 158	SEG 95 C 16		RAM Output Voltage Data FR Normal Reverse
~ 143	~ C 3 1		$H = \frac{H}{L} = \frac{V_{DD}}{V_5} = \frac{V_2}{V_3}$
	- -		$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$
• ·			 Common Output Terminal Common driving output terminals. The following output voltage is selected by combination of FR and common scanning data.
			Scan dataFROutput VoltageHHV 5LV 00LHV 1LV 4
159	СОМІ	0	Icon common output terminal. Icon common output when Icon Display instruction execution. Icon Display ON Icon Display ON Icon Display ON State COM 32 V 1 or V 4

Functional Description

(1) Description for each blocks

(1-1) Busy Flag (BF)

When the internal circuits are in the operation mode, the busy flag(BF) is "1", and any instruction except the status read are inhibited.

The busy flag output from D 7 terminal when status read instruction is executed.

If enough cycle time over than t cyc indicated in the bus timing characteristics is kept, no need to check the busy flag and it realized high performance for the MPU.

(1-2) Line Counter

The Line Counter is reset at the FR signal changing and counts up by synchronizing common signal cycle and generate the line address which addressing the read out line of Display Data RAM.

(1-3) Column Address Counter

The column address counter is 8-bit presettable counter which addressing the column address as shown in Fig. 1. This counter increments (+1) up to (A0) $_{\rm H}$ when the Display Data Read/Write instruction is executed. This counter auto-increments (+1) up to (A0) $_{\rm H}$ but accessing to the display data RAM over than (6F) $_{\rm H}$ is forbidden.

Furthermore, this counter is independent with the Page Register.

By the Address Inverse Instruction, the column address decoder inverse the column address of Display Data RAM correspondence to the Segment Driver.

(1-4) Page Register

This register gives page address of Display Data RAM as shown Fig. 1. When the MPU access the data by changing the page, the page address set instruction is required. Page address "4"(D $_2$ ="H" and D $_1$ =D $_0$ ="L") is loon RAM area, the data only for the D $_0$ is valid.

(1-5) Display Data RAM

Display Data RAM consists of 3,696 bits stores the bit image display data (each bit correspond to the each pixel so called bit map method). The each bit in the Display Data RAM correspond to the each dot of the LCD panel and control the display by following bit data.


When Normal Display : On="1" , Off="0" When Inverse Display : On="0" , Off="1"

The Display Data RAM output 112-bit parallel data addressed by the line counter, and these data are set into the Display Data Latch.

This RAM and MPU are operating independently, therefore, there is no influence by the unsynchronize rewriting.

The relation between column address and segment output can inverse by the Address Inverse Instruction ADC as shown in Fig. 1.





Correspondence with Display Data RAM and Address (COMI can be in case $1/33 \mbox{ of Duty Set.})$

Correspondence with column address and LCD output (When the "On" states, the relation between column address and LCD outputs are shifting)

No Scroll(same as scroll "Off" state)




Fig. 1

(1-6) Common and Segment Driver Assignment

The scanning order can be assigned by setting A3 of the Output Assignment Register as shown Table 1. The location of Segment Drivers are fixed at any time.

Register			Common Outpu	ut Terminals	
	PAD No.	46	31	158	143
A3	Pin name	C 1 5	C o	C 1 6	С з 1
0		COM15 <	COM0	COM16	>COM31
1		СОМ16	€OM31	COM15 <	СОМО

Table 1

The lcon display is regardless with this function, therefore the lcon Display instruction must be executed when the lcon display is needed. In this time, the lcon display driver COMI is fixed to COM ^{3 2} timing regardless the other Common Driver assignment.

(1-7) Reset Circuits

The NJU6583 performs following initialization when the RES input is put on the "L" level.

Initialization

- ① Display Off
- ② Normal Display(Non-inverse display)
- ③ Icon Display Reset
- ④ ADC Select : Normal (ADC Instruction D ="0")
- 5 Read Modify Write Mode Off
- ⑥ Internal Power supply(Step up) circuits Off
- ⑦ Clear the serial interface register
- 8 Set the address (00) H to the Column Address Counter
- 9 Set the page "0" to the Page Address Register
- 1 Select the D 3 of the Output Assignment register to "0"
- ① Set the EVR register to (00) H
- 2 Scroll Off
- I Set the 8x8bit Mode to the Scroll ,Set the speed 4 to the Scroll speed.
- Release the All page to the Scroll page.

The RES terminal connect to the Reset terminal of MPU to reset at same time as shown in "MPU Interface Example". The reset signal require over than 10us RES="L" level input as shown in "Electrical Characteristics". After 1us from the rise edge of RES signal, the normal operation is starting.

In case of the internal power supply(Step up) circuits do not use, the RES terminal must be "L" when external power supply turn on. RES="L" input reset internal register and set above default, but oscillation circuits and output terminals like as D₀ through D₇ are no influence.

<u>No</u> initialization by $\overrightarrow{\mathsf{RES}}$ when power turns on, will make Hung up condition, therefore please initialize by the $\overrightarrow{\mathsf{RES}}$ when power turns on. By the reset instruction performs only (3) through (1), (3), (4) mentioned in above.

The noise into the RES terminal should be cared when of the application design to avoid the error function.



(1-8) LCD Driving

(a) LCD Driving Circuits

NJU6583 incorporate 129 LCD Drivers like as 96 Segment drivers, 32 Common drivers and 1 Icon common driver. Common drivers incorporate the shift register which scanning the common display signal. The combination among the Display data, COM scan signal and FR signal define the LCD driving output voltage. The output wave form is mentioned in the Fig. 8.

(b) Line Data Latch Circuits

Line Data Latch stores 112-bit of one line display data for each common cycle which read out from the Display Data RAM temporary and transfer this data to the LCD Driver. The Line Data Latch Circuits latches COMn+1 data at COMn timing to performs smooth data shifting. (Fig. 2)

The Display On/Off and Static Drive On/Off controls the latched data only, therefore, the data in the Display Data RAM is no change and keep on remaining.

(c) Line Counter and Latch signal of Latch Circuits

The clock for Line Counter and latch signal for the Latch Circuits are generated from display clock. The line address is renewed by synchronizing with display clock and 112 bits display data are latched into display latch circuits synchronizing with display clock then output to the LCD driving circuits. The display data transfer to the LCD driving circuits is executed independently with RAM access by the MPU.

(d) Line Data Shift Circuits

When the scroll "On" state the Line Data Shift Circuits shift maximum 15 bits toward the SEG ^o which input the line data from Line Data Latch Circuits, then output to Display Data Latch Circuits. In case of scroll "Off" state, the data input to the Line Data Shift Circuits output to the Display Data Latch without shift.

(e) Display Data Latch Circuits

The Display Data Latch Circuits temporally stores 96 bits display data (which) shift 0 to 15 bits by the Line Data Shift Circuits and output to the segment drivers.



Output RAM Data to Segment

< Data Format >




Fig. 2

(f) Display Timing Generator


This Generator generates the timing signal for the display system by combination of the master clock and Driving Signal FR. The Frame Signal FR has a function to generate the 2 frame alternative driving method waveform for the LCD panel.

New Japan Radio Co., Ltd.

(g) Common Timing Generation

The common timing is generated by display clock.





(h) Fundamental Clock

The Fundamental Clock is input the CLI terminal to external. It is used as display timing signal source and the clock for step up circuits for LCD driving. The fundamental clocks output frequency is divided by 192 which is used as display clock CL.

(i) Power Supply Circuits

Internal Power Supply Circuits generate the High voltage and Bias voltage which required by the LCD. The power Supply Circuits consist of Step up(Tripler or Doubler) Circuits, Regulation Circuits, and Voltage Follower. Though the internal Power Supply designed for small size LCD panel, therefore it will not use for the large size LCD panel application. If the contrast is no good in those application, please use external power supply supplied more high current.

The suitable values of the capacitors connecting to the V1 to V5 terminals and the step up circuit, the feedback resistors for V5 operational amplifier depend on the LCD panel. And the power consumption in the LCD panel is changeable with the display patarn. Therefore a trial with actual module should be practiced.

The operation of internal Power Supply Circuits is controlled by the Internal Power Supply On/Off Instruction. When the Internal Power Supply Off Instruction is executed, all of the step up circuits, regulation circuits, voltage follower circuits are off. In this time, the bias voltage of V₁, V₂, V₃, V₄, and V₅ for the LCD supply from outside, terminals C1⁺, C1⁻, C2⁺, C2⁻, and VR are open. The status of internal power supply can select by T₁ and T₂ terminal. The external power supply can be used together with some of internal power supply function.

				Table 3.		(*:De	on't Care)
T 1	Τ 2	Step up	Voltage Adj.	Buffer (V/F)	Ext. Pow Supply	C1+,C1-,C2+,C2-	VR Term.
L	*	0	0	0	-		
Н	L	×	0	0	ν ουτ	OPEN	
н	н	×	×	0	V 5, V ou t	OPEN	OPEN


When $(T_1, T_2)=(H, L)$, the terminal for step up circuits of C1⁺, C1⁻C2⁺, C2⁻ are open due to the step up circuits doesn't work and supply the LCD driving voltage to the V_{0UT} terminal from outside. And in case of $(T_1, T_2)=(H, H)$, terminals for step up circuits and VR are open, and supply the LCD driving voltage from outside due to the Step up circuits and Voltage adjust circuits are stop its operation.




O Power Supply applications

(1) External power supply operation.

(2)Internal power supply operation.
 (Voltage Booster, Voltage Adj., Buffer(V/F))
 Internal power supply ON (instruction) (T1,T2)=(L,L)



(3)External power supply operation with(4)External power supply operation adjustedVoltage Adjustment, Buffer(V/F)Voltage to V5.Internal power supply ON (Instruction) (T1,T2) = (H,L)Internal power supply ON (Instruction) (T1,T2) = (H,H)



 $* \otimes$: These switches should be open during the power save mode.



(2) Instruction

The NJU6583 distinguish the signal on the data bus by combination of A0, RD and WR. Normally, the busy check is not required as the NJU6583 is operating so first because of the decode of the instruction and execution are performs only depend on the internal timing which not depend on the external clock. In case of serial interface, the data input as MSB first serially.

The Table. 3 shows the instruction codes of the NJU6583.

			Table	e 3.	Instru	uctio	n Co	de					
		L	=	1	n	r	ode T_	r		-	r	-	
(4)	Instruction	A0	RD	WR	D ₇		D ₅	_	-		D ₁	D ₀	Description
(1)	Display ON/OFF	0	1.	0	1	0	1	0	1	1	1	0 1	LCD Display ON/OFF 0:OFF 1:ON
(2)	Page Address Set	0	1	0	1	0	1	1	*		ige Idres	s	Set the page of DD RAM to the Page Add. Register
(3)	Column Address Set High Order 4bit	0	1	0	0	0	0	1			order		Set the Higher order 4 bits Column Address to the Reg.
(4)	Column Address Set Lower Order 4bit	0	1	0	0	0	0	0			order		Set the Lower order 4 bits Column Address to the Reg.
(5)	Status Read	0	0	1		Statu	IS	•	0	0	0	0	Read out the internal Status
(6)	Write Display Data	1	1	0			Wr	ite D	ata				Write the data into the Display Data RAM
(7)	Read Display Data	1	0	1			Re	ad C	Data				Read the Data from the Display Data RAM
(8)	ADC Select	0	1	0	1	0	1	0	0	0	0	0 1	Set the DD RAM vs Segment 0:Normal 1:Inverse
(9)	Normal or Inverse of On/Off Set	0	1	0	1	0	1	0	0	1	1	0 1	Inverse the On and Off Display 0:Normal 1:Inverse
(10)	Whole Display On	0	1	0	1	Ō	1	0	0	1	0	0 1	Whole Display Turns On 0:Normal 1:Whole Disp. On
(11)	Icon Display	0	1	0	1	0	1	0	1	0	1	0 1	Set the Duty Ratio 0:No Icon 1:With Icon
(12)	Read Modify Write	0	1	0	1	1	1	0	0	0	0	0	Increment the Column Add. Register when writing but no-change when reading
(13)	End	0	1	0	1	1	1	0	1	1	1	0	Release from the Read Modify Write Mode
(14)	Reset	0	1	0	1	1	1	0	0	0	1	0	Initialize the internal Circuits
(15)	ComOutput / Scroll Set Up	0	1	0	1	1	0	0	A3	М	S1	S0	Set the COM (A3) and Scroll (M,S0,S1)
(16)	Internal Power Supply On/Off	0	1	0	0	0	1	0	0	1	0	0 1	0:Int. Power Supply Off 1:Int. Power Supply On
(17)	LCD Driving Voltage Set	0	1	0	1	1	1	0	1	1	0	1	Set LCD Driving Voltage after the internal(external) power supply is turn on
(18)	EVR Register Set	0	1	0	1	0	0		Se	tting	Data	3	Set the V₅ output level to the EVR register
(19)	Power Save (Dual Command)	0 0	1 1	0 0	1	0 0	1 1	0 0	1 0	1 1	1 0	0 1	Set the Power save Mode
(20)	Scroll Page Set	0	1	0	0	1	*	*	P3	P2	P1	P0	Set the Scroll Page P*=0:Used Scroll P*=1:No Scroll
(21)	Scroll On / Off Set	0	1	0	1	0	1	0	1	0	0	0 1	Scroll ON/OFF 0:OFF 1:ON
(22)	Data Request Reset	0	1	0	0	0	1	0	0	0	0	0	Reset the Data Request Signal

-New Japan Radio Co., Ltd.

(*:Don't Care)


5



(3) Explanation of Instruction Code

(a) Display On/Off

This instruction executes whole display On/Off no relation with the data in the Display Data RAM and internal conditions.



(b) Page Address Set

When MPU access the Display Data RAM, the page address corresponded to the row address must be selected. The access in the Display Data RAM is available by setting the page and column address(Refer the Fig. 1.). The display is no influence by changing the page addressed. Page 4 is a lcon display data area which available only for the D₀.

_			D 7		1 1	1	 A ₂	D 0	(*:Don't Care)
L		0		<u> </u>					
	A 2		/	<u>A 1</u>		<u>A o</u>	 	Page 0	-
	0			0		1		1	
	0			1		0		2	
	0			1		1		3	
	1			0		0	 	4	1

(c) Column Address

When MPU access the Display Data RAM, page address set(refer(b) in front page) and column address set are required before the data writing. The column address set performs twice address setting of higher order 4 bits and lower order 4 bits. When the MPU access the Display Data RAM continuously, the column address increase "1" automatically, therefore, the MPU can access the data only without address setting.

This counter auto-increment up to (A0) $_{\text{H}}$, but accessing to the display data RAM over than (6F) $_{\text{H}}$ is forbidden.

After writing 1 page data, page address setting is required due to page address doesn't increase automatically.

			R/W							
	A0	RD	WR	<u>D</u>	7					<u>D</u>
Higher Order	0	1	0	0	0	0	1	Α 7	A 6 A 5	A 4
Lower Order	0	1	0	0	0	0	0	A۱	A 2 A 1	A o
	Α 7	A 6	As	A 4	Аз	A 2	A 1	A٥	Column Add	ress
	0	0	0	0	0	0	0	0	00	
	0	0	0	0	0	0	0	1	01	
									•	
	0	1	1	0	1	1	1	1	6F	

(d) Status Read

This instruction read out the internal status of "BUSY", "ADC", "ON/OFF" and "RESET".

A0	RD	WR	D ₇							- D 。
0	0	1	BUSY	ADC	ON/OFF	RESET	0	0	0	0

The instruction can be input after the BUSY status change to "0".

ADC : Indicate the output correspondence of column(segment) address and segment driver. 0 :Counterclockwise Output(Inverse) Column Address 95-n ↔ Segment Driver n

1 :Clockwise Output (Normal) Column Address n ←→ Segment Driver n

(Note) The data "0=Inverse" and "1=Normal" of ADC is inverted with the ADC select Instruction of "1=Inverse" and "0=Normal".

ON/OFF : Indicate the whole display On/Off status.

0 : Whole Display "On"

1 : Whole Display "Off"

(Note) The data "0=On" and "1=Off" of Display On/Off status read out is inverted with the Display On/Off instruction data of "1=On" and "0=Off".

RESET : Indicate the initialization period by RES signal or reset instruction.

0:

1 : Initialization Period

(e) Write Display Data

This instruction write the 8-bit data on the data bus into the Display Data RAM. The column address increase "1" automatically when writing, therefore, the MPU can write the 8-bit data into the Display Data RAM without any address setting after the start address setting.

		R/W	
A0	RD	WR	D 7 D 0
1	1	0	WRITE DATA


(f) Read Display Data

This instruction read out the 8-bit data from Display Data RAM which addressed by the column and page address. The column address increase "1" automatically when reading, therefore, the MPU can read the 8-bit data from the Display Data RAM without any address setting after the start address setting. One time of dummy read is required after column address set as explain in "(5-5) Access to the Display Data RAM and Internal Register". In the serial interface mode, the display data can not be readout.

		R/W	
A0	RD	WR	D 7 D 0
1	0	1	READ DATA

(g) ADC Select

This instruction set the correspondence of column address in the Display Data RAM and segment driver output. (See Fig. 1.) By this instruction, the order of segment output can be changed by the software, and no restriction of the LSI placement against the LCD panel.



1: Counterclockwise Output (Inverse)

(h) Normal or Inverse On/Off Set

D 4 4

This instruction set the normal or inverse turn on and turn off for whole display. The contents of Display Data RAM is no changed by this instruction execution.

		R/W								
A0	R	WR	D 7							- D o
0	1	0	1	0.	1	0	0	1	1	D
D	0:	Normal	RAM d	RAM data "1" correspond to "On"						
	1:	Inverse	RAM d	ata "0"	corres	pond to	o "On"			

(i) Whole Display On

This instruction executes the all pixel terns on regardless the contents of the Display Data RAM. In this time, the contents of Display Data RAM is no change and is kept. This instruction takes over precedence over the "Normal or Inverse On/Off Set Instruction".


		R/W								
A0	RD	WR	Dт							- D o
0	1	0	1	0	1	0	0	1	0	D
D	0: N	ormal Di	splay							

1: Whole Display turns on

When Whole Display On Instruction is executed in the Display Off status, the internal circuits put on the power save mode(refer to the (r) Power Save).


(j) Icon Display

This instruction set the 1/33 duty for the Icon Display. The COMI terminal operate as COM $_{32}$ and output the icon display data stored in D $_0$ of Display Data RAM page 4(refer to the Fig. 1).




(k) Read Modify Write

This instruction set the Read Modify Write Mode which performs the column address increment. During the Read Modify Mode, the column address increase "1" automatically when the Display Data Write Instruction is executed, but the address is no change when the Display Data Read Instruction is executed. This status is continued during End instruction execution. When the End instruction is entered the column address back to the address where the Read Modify Write instruction entering. By this function, the load of MPU for example cyclic data writing operation like as cursor blink etc., can be reduced.



Note) During the Read Modify Write mode, any instruction except Column Address Set can be executed.

(I) Sequence of cursor display




New Japan Radio Co., Ltd.

5

(m) End

This instruction release the Read Modify Write mode and the column address back to the address where the read modify write mode setting.



(n) Reset

This instruction executes the following initialization.

Initialization

- ① Set the Address (00) H to the Column Address Counter.
- ② Set the page "0" to the Page Address Register.
- ③ Select the D₃ of the Output Assignment register to "0"
- (4) Set the EVR register to (00) H
- ⑤ Set the 8x8bit Mode to the Scroll ,Set the speed 4 to the Scroll speed.
- 6 Release the All page to the Scroll page.


In this time, there are no influence to the Display Data RAM.

		R/W								
A0	RD	WR	Dт							<u> </u>
0	1	. 0	1	1	1	0	0	0	1	0

The reset signal input to the RES terminal must be required for the initialization when the power terns on. Substitution of Reset Instruction for the reset signal input to the RES terminal is not allowed.

(o) COM Output / Scroll Set Up

This instruction set the Common Driver scanning order and Scroll states.




- M : Set the Scroll Dot of 1-Characters
 - 0: 8x8 Dot Mode
 - 1 : 16x16 Dot Mode
- S0,S1 : Set the Scroll Speed in 4-step

	Scroll Speed	S1	<u>\$0</u>	CLI=400kHz,1/32Duty>
fast	4	0	0	· · · · · · 32.6 dot/sec
1	3	0	1	· · · · · · 16.3 dot/sec
j, j	2	1 1	0	· · · · · 8.1 dot/sec
slow	1	1	1	· · · · · · 4.1 dot/sec

(p) Internal Power Supply

This instruction set the internal Power Supply On/Off. Step up circuits, Voltage Regulator and Voltage Follower are activated when set the On. To operate the step up circuits, the operation of oscillation circuits is required.

-New Japan Radio Co.,Ltd.



The internal Power Supply must be Off when external power supply using.



(q)LCD Driving Voltage Set

This instruction sets LCD driving voltage V1 \sim V4 and output LCD driving waveform through the COM/SEG terminals.


		R/W								
A0	RD	WR	D 7							D o
0	1	0	1	1	1	0	1	1	0	1

NJU6583 contains operational amplifiers for LCD bias voltage V1 \sim V4. These amplifiers current are reduced in order to realize low power consumption. Because of this reduction, LCD driving voltage V1 \sim V4 might be unstable just after the internal power supply is turned on.

LCD Driving Voltage Set instruction is prepared for this unstableness.

LCD driving power supply ON/OFF sequences


The following sequences are required when the power supply is tuned on/of. When the power supply is tuned on again after the turn off (by the power save instruction), the power save release sequence mentioned in (s) is required.



*1 This instruction is required in both cases of the internal and external power supply.


Until "LCD driving voltage Set" execution, NJU6583 operating current is higher than usual state and all COM/ SEG terminals output V DD level continuously except LCD driving waveform.

*2 The wait time depends on the C₃~ C₇, C_{OUT} capasitors((4) (d)Fig.5), V_{DD} and V_{LCD} voltage. Therefore a test on actual module should be practiced. Refer to the following graph.



(r) EVR Register Set

This instruction set the LCD Display contrast which is controlled by the voltage adjust circuits. When this instruction execute, the internal Electrical Variable Resistor(EVR) to change the V $_5$ output voltage, generate one voltage from 32 voltage state. The range of V $_5$ output level can be adjusted by the external resistance. For more detail, please refer to the "(4)(b) Voltage Adjust Circuits".




(s) Power Save(Dual Command)

When both of Display Off and Whole Display On are executed, the internal circuits put on the power save mode and the operating current is reduced as same as stand by current. The internal status in the Power Save Mode is as follows;

- ① Stop the Oscillation Circuits and Internal Power Supply Circuits operation.
- 2 Stop the LCD driving. Segment and Common drivers output V DD level.
- ③ Keeping the display data and operating mode as before the power save mode.
- (4) All of LCD driving bias voltage fixed to the V DD level.

The power save and its release should be performed according to the following sequences.



*1 Power save mode requires dual-instruction. After the second instruction" whole Display ON", the power save mode starts.

 *2 In the power save release sequence, the Display ON instruction should be performed after the Normal Display instruction. The power save mode is released after the Normal Display instruction.
 *3 Until "LCD driving voltage set" execution, NJU6583 operating current is higher than usual state and

all COM/SEG terminals output V DD level continuously except the LCD driving waveform. *4 In case of external bleeder resistors, cut current on these resistors electrically and fix them to V DD or float them before the power save mode or at the same time. At this time V OUT terminal should

be floated or connected to the lowest voltage level of the system.


*5 In case of the external power supply, it should be turned off before the power save mode or at the same time, and V out terminal should be floated or connected to the lowest voltage of the system.

New Japan Radio Co., Ltd.

(t) Scroll Page Set

This instruction sets some Scroll Pages at the same time.


In case of 16x16 dots scroll mode, P $_3 \sim$ P $_0$ data must be set from the following table.



(u) Scroll On/Off

This instruction sets the horizontal scroll On/Off.

When this instruction execute, the scroll performs under the condition set by both of COM Output, Scroll Set Up and Scroll Page Set instruction. When stop the scroll by this instruction, the scroll is not stopped immediately but after 7 dots (8x8 dots mode) or 15 dots (16x16 dots mode) shift performs completely.



(v) Data Request Reset

One character shift performs completely during the scroll operation, the DREQ terminal output the Data Request signal to the MPU. After rewrite the display data in the RAM, reset the DREQ terminal by this instructions required.


The timing of Data Request signal set is :

- In case of 16x16 dot mode : timing of COM 14, COM 30
- In case of 8x8 dot mode : timing of COM 6, COM 14, COM 22, COM 30

(4) Internal Power Supply

(a) Voltage tripler

Three times negative voltage(V $_{DD}$ common) of the voltage V $_{DD}$ -V $_{SS}$ is output from V $_{OUT}$ terminal when connecting three capacitor between C1 ⁺ and C1 ⁻, C2 ⁺ and C2 ⁻, V $_{SS}$ and V $_{OUT}$. In case of the voltage doubler operation, connect the two capacitor between C2 ⁺ and C2 ⁻, V $_{SS}$ and V $_{OUT}$, then connect the C1 ⁺ and C2 ⁺ terminals. Step up circuits like as Voltage Tripler or Doubler using a oscillation circuits output as its clock signal, therefore, the oscillation circuits operation is required when step up operation. The voltage relation regarding the step up circuits is shown in below. When voltage tripler operation, the operation voltage V $_{DD}$ should be less than 3.3V.




Voltage relation in Tripler

(b) Voltage Adjust Circuits

The step up voltage of V out output from V s through the voltage adjust circuits. The output voltage of V s is adjusted by changing the Ra and Rb within the range of $|V_s| < |V_{out}|$. The output voltage can calculated by the following formula.

V 5 = V DD - (1+Rb/Ra)·V REG 1





Where, the V REG is a constant voltage in the NJU6583 like as V REG = 2.6V.

To adjust the output voltage from V $_{5}$. connect the variable resistance among VR, V $_{DD}$ and V $_{5}$ as shown in Fig. 4. When fine tuning for V $_{5}$ is needed, combine with the fixed resistance of R1, R3 and variable resistance of R2 is recommended as shown in Fig. 4.

Design example for R1, R2 and R3 (reference)

- R1+R2+R3=5M Ω (Determined by the current flown between V ob -V 5)
- Variable voltage range by the R2. $-4V \sim -6V (V DD V S \rightarrow 7V \sim 9V)$
 - (Determined by the LCD electrical characteristics)
- R1, R2 and R3 are calculated by above conditions and the formula of ① to mentioned below;
 - R1=1.444M Ω
 - R2=0.413M Ω
 - R3=3.143M Ω

The voltage adjust circuits has a temperature coefficient against the V_{REG} output. If necessary, please connect the thermistor to the voltage adjust circuits serially.

To avoid the noise trouble, short wiring or sealed wiring is required for VR terminal input due to the VR terminal is high impedance.

New Japan Radio Co., Ltd.




(c) Contrast Adjustment by using the EVR function

To use EVR function, the LCD driving voltage of V $_{\circ}$ which controls LCD display contrast can adjust by the instruction. The EVR function is executed to set the 5 bits data into the EVR resistor and determine the one output voltage status out of 32 prefixed voltage status.

When execute the EVR function, set the T $_1$ and T $_2$ except the "H, H" and execute the Internal Power Supply On instruction.

[External parts constants setting example when EVR function using / reference]



- (1) Determine the V $_{\circ}$ voltage range controlled by EVR. LCD Driving Voltage V $_{\circ \circ}$ -V $_{\circ}$ 6V \sim 9V The range of V $_{\circ}$ 3V
- (2) Determine the Rb.
 - Rb = [The range of V 5] / I REF (32 status I RE Rb = $3V/5.4 \mu A = 556k \Omega$
- (32 status | _{REF} ≒ 5.4 μ A constant current) *Ta=25 °C V □D -V □UT =9V

(3) Adjust the Ra

 $Ra = \frac{V_{REG}}{([LCD Driving Voltage]-V_{REG})/Rb}$ $Ra = \frac{2.6 V}{(6V-2.6V)/556k \Omega} = 425k \Omega$


(4) Adjust the Ra

Adjust the Ra to good contrast of LCD display after the $(D_4, D_3, D_2, D_1, D_0)$ of EVR register set to (1, 0, 0, 0, 0) or (0, 1, 1, 1, 1). When the EVR using, Ra use a variable resistance and contrast adjustment mentioned in (4) for each chip is required due to the I_{REF} is simple constant current source. When the EVR function does not use, the $(D_4, D_3, D_2, D_1, D_0)$ of EVR register set to (0, 0, 0, 0, 0) by the RES signal or the EVR Register Set instruction.

New Japan Radio Co., Ltd.




*) V REG, I REF depends on the voltage between V DD and V OUT, the operating temperature. Please refer to the following graphs.



(d) LCD Driving Voltage Generation Circuits

The LCD driving bias voltage of V₁, V₂, V₃, V₄ are generated internally to divide the V₅ voltage by the bleeder resistance. And its supply to the LCD driving circuits after convert the impedance. As shown in Fig. 5 capacitor are required for each LCD driving voltage terminal as a voltage stabilizing. And the value of capacitor C3, C4, C5, C6, and C7 determine by combine with the actual LCD panel.



Reference set up value VLCD = VDD - V5 ≒7~9V

ltem	Value						
C1.C2	4.7~10µF						
C 3~C 7	0.1~0.47μF						
R1	1.444ΜΩ						
R 2	0.413ΜΩ						
R 3	3.143ΜΩ						

- Fig. 5
- *1 Short wining or sealed wining is required for the VR terminal due to the high impedance of VR terminal.
 *2 Following connection of V out is required when external power supply using.
 - When
 V ss >V s
 V out =V s

 When
 V ss ≦ V s
 V out =V ss

New Japan Radio Co., Ltd.



(5) MPU Interface

(5-1) Interface type selection

NJU6583 can interface by using both of 8 bit bilateral data bus (D $_7$ to D $_{\circ}$) or serial interface (SI). The 8 bit parallel or serial interface is determined the P/S terminal connected to "H" or "L" level as shown in Table 4. In case of the serial interface, status and RAM data read out is impossible.

P/S	Туре	CS	A0	RD	WR	C86	SI	SCL	D 0 ~ D 7
н	Parallei	CS	A0	RD	WR	C86	-	-	D 0 ~ D 7
L	Serial	CS	A0	-	-	1	SI ·	SCL	OPEN

Та	ble	4

(5-2) Parallel Interface

The NJU6583 can interface both of 68 or 80 type MPU directly by setting the parallel interface (P/S="H") and "H" or "L" of the C86 terminal as shown in Table 5.

		l	able 5			
C86	Туре	CS	A0	RD	WR	$D_0 \sim D_7$
Н	68 type MPU	CS	A0	Е	R/W	$D_0 \sim D_7$
L	80 type MPU	CS	A0	RD	WR	D • ~ D 7

(5-3) Discrimination of Data Bus Signal

The NJU6583 discriminate the signal on the data bus by the combination of A0, E, R/W, and (RD,WR) signals as shown in Table 6.


Table 6

Common	68 type	80 type		Function							
A0	R/W	RD	WR								
1	1	0	1	Read Display Data							
1	0	1	0	Write Display Data							
0	1	0	1	Status Read							
0	0	1	0	Write into the Register(Instruction)							

(5-4) Serial Interface (P/S="L")

Serial interface circuits consist of 8 bits shift register and 3 bits counter. SI and SCL input are activated when the chip select terminals set to \overline{CS} ="L", and P/S terminal set to "L". The 8 bits shift register and 3 bits counter are reset to the initial condition in no chip selection period. The data input from SI terminal is MSB first like as the order of D₇, D₆,....D₀ and the data is entered into the shift register synchronized at the rise edge of the serial clock SCL. The data in the shift register converted to parallel data at the 8th serial clock rise edge input. Discrimination of the display data or instruction for the serial input data is executed by the A0 input which take into the LSI at the 8th serial clock rise edge, or, A0="H" is display data and A0="L" is instruction. When RES terminal becomes "L" or CS terminal becomes "H" in spite of the data less then 8 bits, NJU6583 recognizes wrong data as a instruction data. Therefore 8bits data is required for the input data. The time chart for the serial interface is shown in Fig. 6. To avoid the noise trouble, the short wiring is required for the SCL input.

Note) The read out function, such as the status or RAM data read out, is not supported in this serial interface



New Japan Radio Co., Ltd.




(5-5) Access to the Display Data RAM and Internal Register.

The NJU6583 is operating as one of pipe-line processor by the bus-holder connecting to the internal data bus to adjust the operation frequency between MPU and the Display Data RAM or Internal Register.

For example, when the MPU read out the data from the Display Data RAM, the data read out in the data read cycle(dummy read) is held in the bus-holder at once then read out from the bus-holder to the system bus at next data read cycle. And when write the data into the Display Data RAM, the data is held in the bus-holder at once then write into the Display Data RAM by next data write cycle.

Therefore high speed data transmission between MPU and NJU6583 is available because of the limitation of access time of NJU6583 locking from MPU is just determined by the cycle time only which ignored the access time of t Acc and t Ds of Display Data RAM. If the cycle time can not be kept in the MPU operation, NOP operation cycle which equivalent to the waiting operation is useful.

Please note that the read out data is a address data when the read out execution just after the address setting. Therefore, one dummy read is required after address setting or write cycle as shown in Fig. 7.



(5-6) Chip Select

CS is Chip Select terminals. The Chip Select is executed by the setting of CS="L" . Only the select mode, the interface with MPU is available. In the non select period, the D o to D 7 are high impedance and A0, RD, WR, SI and SCL input are put on the disable state. If the serial interface is selected in the non select period, the shift register and counter are reset. The reset input is regardless with the condition of CS.

ABSOLUTE MAXIMUM RATINGS

(Ta=25 °C)

PARAMETER	SYMBOL	RATINGS	UNIT
Supply Voltage (1)	Vod	- 0.3 ~ + 7.0 - 0.3 ~ + 3.3 (used Tripler)	V
Supply Voltage (2)	۷s	VDD-10.8 ~ VDD+0.3	٧
Supply Voltage (3)	V1~V4	V₅ ~ V₀₀+0.3	۷
Input Voltage	VIN	- 0.3 ~ Voo+0.3	٧
Operating Temperature	Topr	- 30 ~ + 80	°C
Storage Temperature	Tstg	- 55 ~ + 125(Chip) - 55 ~ + 100(TCP)	°C

Note 1) If the LSI are used on condition above the absolute maximum ratings, the LSI may be destroyed. Using the LSI within electrical characteristics is strongly recommended for normal operation. Use beyond the electric characteristics conditions will cause mal-function and poor reliability.

Note 2) All voltage values are specified as V ss = 0 V.

Note 3) The relation : $V \square D \ge V \square > V \square \square > V \square \square \square$ must be maintained.

Note 4) Decoupling capacitor should be connected between V DD and V SS due to the stabilized operation for the Voltage converter.

■ ELECTRICAL CHARACTERISTICS (1)

(V DD =5V ± 10%, V SS =0V, Ta=-20 ~ +75 ℃)

PARAM	IETER	SYMBOL	CONDIT	IONS	MIN	TY	þ	MAX	UNIT	Note
Operating	Recommend	v			4.5	5. ()	5.5	v	5
Voltage(1)	Available	Vod			2.4			5.5	v	5
	Recommend	v			Voo-10			VDD-3.5		
Operating	Available	V 5			Voo-10				v	
Voltage(2)	Available	V1, V2	V _{LCD} =V _{DD} -V₅		V₀₀−0. 6xV	LCD		VDD	V	
- -	Available	V3, V4			V 6		VDD	-0. 4xVLCD		
	t	VIHCI	AO, D∘~D7,		0. 7xVpd			VDD		
Input		VIHC2	RD, WR, CS,	VDD=2.7V	0. 8xV₀₀			VDD	v	
Voltage	2	VILCI	RES, C86,		Vss			0. 3xV□□	v	
	2	VILCE	SI, SCL, P/S Terminals	V00=2.7V	Vss			0. 2xV00		
		V онс11	D _o ~D ₇ , DREQ	I _{он} =-1mA	0. 8xVDD			VDD		
Output	1	Vonc12	Terminals	I _{он} =-0.5mA V⊳⊳=2.7V	0. 8xV⊳⊳			Voo	v	
Voltage	0	VOLCII	D _o ∼D ₇ , DREQ	lo∟= 1mA	Vss			0. 2xVod	v	
	2	Volc12	Terminals	l₀∟= 0.5mA V₀₀=2.7V	Vss			0. 2xVoo		

JRC

■ ELECTRICAL CHARACTERISTICS (2)

PARA	METER	SYMBOL	CONDI	TIONS	MIN	ТҮР	MAX	UNIT	Note
Input Lea	ikage	lui -	All Input Te	rminals	-1. 0		1.0	uA	
	Current	1.0	D₀∼D7 Termi	nals	-3. 0		3.0	UA	6
Driver Or	-resistance	Roni	Ta=25°C	V _{LCD} = 10V		2.0	3.0	kΩ	7
Driver of	Freststance	Ronz	VLCD= 8.0V	V _{LCD} = 8V		3.0	4.5	K 32	'
Stand-by	Current	000	During Power	save Mode		0. 05	5.0	uA	
Operating Current		10012	Display			30	45		8
		0014	V∟c¤= 8.0V	V₀₀=2. 7V		21	30	uA	
		0021	Accessing			220	300		9
		I DD22	fcyc=200kHz -	Voo=2. 7V		80	120 ⁻		9
Input Ter	minal Capacitance	CIN	<u>Ta=25</u> ℃ AO, D₀~Dァ, RD, WR, CS, RES, C86, SI, SCL, P/S, T1, T2 Terminals			10		pF	
Operation	Clock	fcui	VDD=5. 0V			400		kHz	
418 dan	Input	VDD1	V _{DD} -Vss		2.4		5.5	v	
	Voltage	V _{DD2}	Voo-Vss. used	Tripler	2.4		3.3		10
	Output Volt.	Vour	V _{ss} –V _{⊾op} , use V _{pp} =3. 3V	d Tripler	-6.6			V	
	On -resistance	RTRI	V⊳⊳=3V;C=4.7 used Tripler	V⊳⊳=3V;C=4.7uF used Tripler		650	1100	Ω	
Voltage	Adjustment range of LCD Driving Volt	Vout	Tripler Circ	uit "OFF"	V₀₀ -10		V₀₀−5. 0	V	11
Tripler	Voltage Follower	V۶	Voltage Adju C	stment ircuit ″OFF″	V₀₀-10		Vod-5.0	V	
	0	Ιουτι	VDD=3. 3V, VLC	⊳=8V		52	104		
	Operating Current	Ιουτ2	COM/SEG Term No Access	. Open,		16	32	uA	12
	ourrent	Ιουτα	Display chec	k. pattern		14	28		
	Voltage Reg.	VREG	Ta=25°C, V₀₀−	Vout =9 V	1.3	2.6	3.9	۷	13
	Reference Current	REF	Ta=25℃, V₀₀∽	Vou -=9 V	4. 3	6.5	7.9	uA	

Note 5) NJU6583 can operate wide operating range, but it is not guarantee immediate voltage changing during the accessing of the MPU.


Note 6) Apply to the High-impedance state of D \circ to D $_7$ terminals.

Note 7) R ON is the resistance values between power supply terminals(V 1, V 2, V 3, V 4) and each output terminals of common and segment supplied by 0.1V. This is specified within the range of supply voltage (2).

Note 8,9,12) Apply to current after "LCD Driving Voltage Set".

Note 8) Apply to no access from the MPU and no use internal power supply circuits.

New Japan Radio Co., Ltd.



Note 10) Supply voltage (V DD) range for internal Voltage Tripler operation.

Note 11) LCD driving voltage V 5 can be adjusted within the voltage follower operating range.

Note 12) Each operating current of voltage supply circuits block is specified under below table

conditions.


JRC


,	Sta	tus		Operating		External Voltage		
SYMBOL	T1	T2	Internal Oscillator	Voltage Tripler	Voltage Adjustment	Voltage Follower	Supply (Input Terminal)	
louti	L	*	Validity	Validity	Validity	Validity	Unuse	
1 ou t 2	н	L	Validity	Invalidity	Validity	Validity	Use (Vour)	* = Don't
louts	н	Н	Validity	Invalidity	Invalidity	Validity	Use(Vour, V5)	Care

Note 13) Apply to the precision of Voltage on each EVR steps.

Ra+Rb+Rc=2M Ω MEASUREMENT BLOCK DIAGRAM : I OUT 1 NJU ₿ 4.7 µF 77 : | OUT2

Ra+Rb+Rc=2M Ω





ELECTRICAL CHARACTERISTICS (3)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNIT	Note
Reset time	tR	RES Terminal	1.0			us	14
Reset "L" Level Pulse Width	trw		10			us	15


Note 14) Specified from the rising edge of RES to finish the internal circuit reset.

Note 15) Specified minimum pulse width of RES signal. Over than t RW "L" input should be required for correct reset operation.



BUS TIMING CHARACTERISTICS

· Read/Write operation sequence (80 Type MPU)



				(V DI		: 10%, Ta=-2	0 ~ 75 °C
PAF	RAME	TER	SYMBOL	MIN	MAX	CONDITION	UNIT
Address Hold	Time	A0, CS	t _{AH8}	10			
Address Set U	lp Time	Terminals	t _{AW8}	10			
System Cycle	Time	WR, RD	tcycs	200			
Control	WR,"L"	Terminals	t c c L (W)	25			
Pulse Width	RD,"L"	1 CI I III I III I III	t ccl (R)	80			ns
	<u>"H"</u>		tcch	90			
Data Set Up T	ïme		t D S 8	60			
Data Hold Tim	e	D • ~ D 7	t D н 8	10			
RD Access Til	ne	Terminals	t ACC8		70	CL=100pF	
Output Disable Time			tона	0	30	02-10001	
Rise Time,Fall	Rise Time,Fall Time		tr,tr		15		


				(V D I	₀ =2.7V ~	- 4.5V, Ta=-2	$20 \sim 75$	°C)
PAI	RAME	TER	SYMBOL	MIN	MAX	CONDITION	UNIT	
Address Hold	Time	A0, CS	t _{AH8}	25				
Address Set L	lp Time	Terminals	t _{AW8}	25				
System Cycle	Time	WR, RD	tcycs	450				
Control	WR,"L"	Terminals	tccl (W)	50				
Pulse Width	RD,"L"	I CITIIITAIS	t ccl (R)	200			ns	
Puise Widun	"H"		tссн	220				
Data Set Up T	īme		t _{DS8}	120				
Data Hold Tim	ne	D • ~ D 7	t _{DH8}	35				
RD Access Ti	me	Terminals	t _{ACC8}		140	CL=100pF		
Output Disable Time			t _{ons}	0	35	0L−100pi		
Rise Time,Fall	Time	CS,WR,RD A0,D ₀ ∼ D ァ Terminals	tr,tr		15			

Note 15) Rise time(tr) and fall time(tf) of input signal should be less than 15ns. Note 16) Each timing is specified based on $0.2xV_{DD}$ and $0.8xV_{DD}$.

New Japan Radio Co., Ltd.



· Read/Write operation sequence (68 Type MPU)



				(V)	op =5.0V	± 10%, Ta=-2	20 ~ 75 °	°C)
PAF	RAME	TER	SYMBOL	MIN	MAX	CONDITION	UNIT	
Address Hold	Time	40 CS D44	t _{AH}	10				
Address Set U	p Time	A0, CS, R/W Terminals	t _{AW 6}	10]		
System Cycle	Time	reminais	tcyce	200				
Enable	Read	E Terminal		100				
Pulse Width	Write		tew	25			ns	
Data Set Up T	ïme		t _{DS6}	60				
Data Hold Tim	e	D ₀ ~ D ⁊	t D H 6	20				
Access Time		Terminals	t A C C B		70	CL=100pF		
Output Disable Time			ton 6	0	25	oc-roopi		
Rise Time,Fall	Time	A0, CS, R/W E, D ₀ ~ D ァ Terminals	tr,tr		15			

				(V DI	₀ =2.7V ~	- 4.5V, Ta=-2	2 <u>0 ~ 75</u> ℃
PAF	RAME	TER	SYMBOL	MIN	MAX	CONDITION	UNIT
Address Hold	Time		t _{AH6}	25			
Address Set U	lp Time	A0, CS, R/W Terminals	t _{AW6}	25			
System Cycle	Time	Terminais	tcyce	450			
Enable	Read	E Terminal	+	200			
Pulse Width	Write		tew	50			ns
Data Set Up T	ïme		t _{DS6}	120			
Data Hold Tim	e	D 0 ~ D 7	t D H 6	40			
Access Time		Terminals	t ACC6		140	CL=100pF	
Output Disable Time			tons	0	45	02-10001	
Rise Time,Fall	Time	A0,CS,R/W E,D ₀ ~ D ⁊ Terminals	tr,tr		15		

Note 17) t crcs indicates the E signal cycle during the CS activation period. The System Cycle Time must be required after CS becomes active.


Note 18) Rise time(tr) and fall time(tf) of input signal should be less than 15ns.

Note 19) Each timing is specified based on 0.2xV $_{\tt DD}$ and 0.8xV $_{\tt DD}$.

New Japan Radio Co., Ltd.



· Read/Write operation sequence (Serial Interface)



			(V _{DD} =	:5.0V ± 1	0%,Ta=-20~	• 75 °C)
PARAME	TER	SYMBOL	MIN	MAX	CONDITION	UNIT
Serial Clock cycle		tscyc	500			
SCL "H" pulse width	SCLTerminal	tsnw	150			
SCL "L" pulse width		tsiw	150			
Address Set Up Time	A0 Terminal	tsas	120			
Address Hold Time	Au rerminar	tsah	200			ns
Data Set Up Time	SI Terminal	tsps	120			
Data hold Time	Si Terminar	tsdh	50			
CS-SCL Time	cs	tess	30			
CS-SCL Time	Terminal	tсsн	400			
Rise Time,Fall Time	SCL,A0, CS , SI Terminals	tr,tf		15		

			(V DD =	2.7V~4	.5V, Ta=-20	∼ 75 °
PARAME	TER	SYMBOL	MIN	MAX	CONDITION	UNIT
Serial Clock cycle		tscyc	1000			
SCL "H" pulse width	SCLTerminal	tsnw	300			
SCL "L" pulse width		tsiw	300			
Address Set Up Time	A0 Terminal	$\mathbf{t}_{\mathtt{SAS}}$	250			
Address Hold Time	AU Terminal	tsan	400			ns
Data Set Up Time	SI Terminal	tsps	250			
Data hold Time	Si Terminar	tsdh	100			
CS-SCL Time	cs	tess	60			1
CS-SCL Time	Terminal	tcsH	800			
Rise Time,Fall Time	SCL,A0, CS , SI Terminals	tr,tf		15		


Note 20) Rise time(tr) and fall time(tf) of input signal should be less than 15ns.

Note 21) Each timing is specified based on 0.2xV $_{D\,D}$ and 0.8xV $_{D\,D}$.

New Japan Radio Co., Ltd.

JRC

LCD DRIVING WAVEFORM





-New Japan Radio Co.,Ltd.

5


■ APPLICATION CIRCUIT


JRC


(1)Microprocessor Interface Examples

The NJU6583 can interface with both of 80 type and 68 type MPU by the serial format directly. Therefore minimum wiring for the MPU interface is available.

%: C86 terminal must be fixed V $_{\text{DD}}$ or V $_{\text{SS}}$.







MEMO

[CAUTION] The specifications on this databook are only given for information , without any guarantee as regards either mistakes or omissions. The application circuits in this databook are described only to show representative usages of the product and not intended for the guarantee or permission of any right including the industrial rights.