## 128-common x 132-segment BIT MAP LCD DRIVER

## GENERAL DESCRIPTION

The NJU6679 is a bit map LCD driver to display graphics or characters. It contains 25,344 bits display data RAM, microprocessor interface circuits, instruction decoder, 132-segment and 128-common drivers.
The bit image display data is transferred to the display data RAM by serial or 8-bit parallel interface.
The NJU6679 displays $128 \times 132$ dots graphics or 8-character 8-line by $16 \times 16$ dots character.
It oscillates by built-in OSC circuit without any external components. Furthermore, the NJU6679 features Partial Display Function which creates up to 2 blocks of active display area and optimizes duty cycle ratio. This function sets optimum boosted voltage by the combination with both of programmable 6-time voltage booster circuit and 201step electrical variable resistor. As result, it reduces the operating current.
The operating voltage from 2.4 V to 3.6 V and low operating current are useful for small size battery operating items.

## IFEATURES

- Direct Correspondence between Display Data RAM and LCD Pixel
- Display Data RAM - 25,344 bits (1.5 times over than display size)
- 236 LCD Drivers - 128-common and 132-segment
- Direct Microprocessor Interface for both of 68 and 80 type MPU
- Serial Interface
- Partial Display Function
(2 blocks of active display area and automatic duty cycle ratio selection)
- Easy Vertical Scroll by the variable start line address and over size display data RAM
- Programmable Bias selection ; 1/4,1/5,1/6,1/7,1/8,1/9,1/10,1/11,1/12 bias
- Common Driver Order Assignment by mask option

| Version | Co to C127(Pin name) |
| :---: | :--- |
| NJU6679A | Com0 to Com127 |
| NJU6679B | Com127 to Como |

- Useful Instruction Set

Display Data Read/Write, Display ON/OFF Cont, Inverse Display, Page Address Set, Display Start Line Set, Partial Display, Bias Select, Column Address Set, Status Read, All On/Off, Voltage Booster Circuits Multiple Select(Maximum 6-time), n-Line Inverse, Read Modify Write, Power Saving, ADC Select, etc.

- Power Supply Circuits for LCD; Programmable Voltage Booster Circuits(6-time Maximum), Regulator, Voltage Follower x 4
- Precision Electrical Variable Resistance
- Low Power Consumption
- Operating Voltage --- 2.4 V to 3.6 V
- LCD Driving Voltage --- 6.0V to 18 V
- Package Outline --- COF / TCP / Bumped Chip
- C-MOS Technology

■ PACKAGE OUTLINE


NJU6679CL

PAD LOCATION


Chip Center : $\mathrm{X}=0 \mathrm{um}, \mathrm{Y}=0 \mathrm{um}$
Chip Size $: X=10.31 \mathrm{~mm}, Y=3.13 \mathrm{~mm}$
Chip Thickness : 675um $\pm 30 \mathrm{um}$
Bump Size : 45um x 83um
Pad pitch : 60um(Min)
Bump Height : 15um TYP.
Bump Material : Au

TERMINAL DESCRIPTION

| PAD No. | Terminal | X $=\mathrm{um}$ | $\mathrm{Y}=\mathrm{um}$ |
| :---: | :---: | :---: | :---: |
| 1 | DUMMY0 | -4884 | -1405 |
| 2 | DUMMY1 | -4132 | -1405 |
| 3 | DUMMY2 | -4062 | -1405 |
| 4 | DUMMY3 | -3992 | -1405 |
| 5 | DUMMY4 | -3922 | -1405 |
| 6 | DUMMY5 | -3852 | -1405 |
| 7 | DUMMY6 | -3782 | -1405 |
| 8 | DUMMY7 | -3712 | -1405 |
| 9 | DUMMY8 | -3642 | -1405 |
| 10 | DUMMY9 | -3572 | -1405 |
| 11 | DUMMY10 | -3502 | -1405 |
| 12 | DUMMY11 | -3432 | -1405 |
| 13 | VDD | -3270 | -1405 |
| 14 | P/S | -3104 | -1405 |
| 15 | SEL86 | -2884 | -1405 |
| 16 | RES | -2648 | -1405 |
| 17 | Vss | -2490 | -1405 |
| 18 | T2 | -2333 | -1405 |
| 19 | $\mathrm{T}_{1}$ | -2098 | -1405 |
| 20 | $\mathrm{OSC}_{1}$ | -1877 | -1405 |
| 21 | $\mathrm{OSC}_{2}$ | -1641 | -1405 |
| 22 | CS | -1420 | -1405 |
| 23 | A0 | -1184 | -1405 |
| 24 | WR | -954 | -1405 |
| 25 | RD | -717 | -1405 |
| 26 | Do | -481 | -1405 |
| 27 | D1 | -260 | -1405 |
| 28 | D2 | -40 | -1405 |
| 29 | D3 | 180 | -1405 |
| 30 | D4 | 400 | -1405 |
| 31 | D5 | 621 | -1405 |
| 32 | $\mathrm{D}_{6(\mathrm{SCL}}$ | 841 | -1405 |
| 33 | D7(S) | 1061 | -1405 |
| 34 | Vss | 1222 | -1405 |
| 35 | Vout | 1398 | -1405 |
| 36 | C5 ${ }^{+}$ | 1468 | -1405 |
| 37 | C5 | 1538 | -1405 |
| 38 | C4 ${ }^{+}$ | 1608 | -1405 |
| 39 | C4 | 1678 | -1405 |
| 40 | C3 ${ }^{+}$ | 1748 | -1405 |
| 41 | C3 | 1818 | -1405 |
| 42 | C2 ${ }^{+}$ | 1888 | -1405 |
| 43 | C2 | 1958 | -1405 |
| 44 | $\mathrm{Cl}^{+}$ | 2028 | -1405 |
| 45 | C1 | 2098 | -1405 |
| 46 | Vdd | 2168 | -1405 |
| 47 | VR | 2327 | -1405 |
| 48 | $\mathrm{V}_{5}$ | 2582 | -1405 |
| 49 | $\mathrm{V}_{4}$ | 2652 | -1405 |
| 50 | $V_{3}$ | 2722 | -1405 |

Chip Size $10.31 \times 3.13 \mathrm{~mm}$ (Chip Center $\mathrm{X}=0 \mathrm{um}, \mathrm{Y}=0 \mathrm{um}$ )

| PAD No. | Terminal | $\mathrm{X}=\mathrm{um}$ | $\mathrm{Y}=\mathrm{um}$ |
| :---: | :---: | :---: | :---: |
| 51 | $\mathrm{V}_{2}$ | 2792 | -1405 |
| 52 | $\mathrm{V}_{1}$ | 2862 | -1405 |
| 53 | VDD | 2932 | -1405 |
| 54 | DUMMY12 | 3315 | -1405 |
| 55 | DUMMY13 | 3385 | -1405 |
| 56 | DUMMY14 | 3455 | -1405 |
| 57 | DUMMY15 | 3525 | -1405 |
| 58 | DUMMY16 | 3595 | -1405 |
| 59 | DUMMY17 | 3665 | -1405 |
| 60 | DUMMY18 | 3735 | -1405 |
| 61 | DUMMY19 | 4884 | -1405 |
| 62 | $\mathrm{C}_{0}$ | 4995 | -1416 |
| 63 | $\mathrm{C}_{1}$ | 4995 | -1356 |
| 64 | $\mathrm{C}_{2}$ | 4995 | -1296 |
| 65 | $\mathrm{C}_{3}$ | 4995 | -1236 |
| 66 | $\mathrm{C}_{4}$ | 4995 | -1176 |
| 67 | $\mathrm{C}_{5}$ | 4995 | -1116 |
| 68 | $\mathrm{C}_{6}$ | 4995 | -1056 |
| 69 | $\mathrm{C}_{7}$ | 4995 | -996 |
| 70 | C8 | 4995 | -936 |
| 71 | C9 | 4995 | -876 |
| 72 | $\mathrm{C}_{10}$ | 4995 | -816 |
| 73 | $\mathrm{C}_{11}$ | 4995 | -756 |
| 74 | $\mathrm{C}_{12}$ | 4995 | -696 |
| 75 | $\mathrm{C}_{13}$ | 4995 | -636 |
| 76 | $\mathrm{C}_{14}$ | 4995 | -576 |
| 77 | $\mathrm{C}_{15}$ | 4995 | -516 |
| 78 | $\mathrm{C}_{16}$ | 4995 | -456 |
| 79 | $\mathrm{C}_{17}$ | 4995 | -396 |
| 80 | $\mathrm{C}_{18}$ | 4995 | -336 |
| 81 | $\mathrm{C}_{19}$ | 4995 | -276 |
| 82 | $\mathrm{C}_{20}$ | 4995 | -216 |
| 83 | $\mathrm{C}_{21}$ | 4995 | -156 |
| 84 | $\mathrm{C}_{22}$ | 4995 | -96 |
| 85 | $\mathrm{C}_{23}$ | 4995 | -36 |
| 86 | $\mathrm{C}_{24}$ | 4995 | 24 |
| 87 | $\mathrm{C}_{25}$ | 4995 | 84 |
| 88 | $\mathrm{C}_{26}$ | 4995 | 144 |
| 89 | $\mathrm{C}_{27}$ | 4995 | 204 |
| 90 | $\mathrm{C}_{28}$ | 4995 | 264 |
| 91 | $\mathrm{C}_{29}$ | 4995 | 324 |
| 92 | C30 | 4995 | 384 |
| 93 | $\mathrm{C}_{31}$ | 4995 | 444 |
| 94 | $\mathrm{C}_{32}$ | 4995 | 504 |
| 95 | С 33 | 4995 | 564 |
| 96 | $\mathrm{C}_{34}$ | 4995 | 624 |
| 97 | $\mathrm{C}_{35}$ | 4995 | 684 |
| 98 | $\mathrm{C}_{36}$ | 4995 | 744 |
| 99 | $\mathrm{C}_{37}$ | 4995 | 804 |
| 100 | C38 | 4995 | 864 |


| PAD No. | Terminal | $\mathrm{X}=\mathrm{um}$ | $\mathrm{Y}=\mathrm{um}$ |
| :---: | :---: | :---: | :---: |
| 101 | С39 | 4995 | 924 |
| 102 | C40 | 4995 | 984 |
| 103 | C41 | 4995 | 1044 |
| 104 | C42 | 4995 | 1104 |
| 105 | C43 | 4995 | 1164 |
| 106 | C44 | 4995 | 1224 |
| 107 | C45 | 4995 | 1284 |
| 108 | $\mathrm{C}_{46}$ | 5010 | 1405 |
| 109 | C47 | 4950 | 1405 |
| 110 | C48 | 4890 | 1405 |
| 111 | C49 | 4830 | 1405 |
| 112 | C50 | 4770 | 1405 |
| 113 | C51 | 4710 | 1405 |
| 114 | C52 | 4650 | 1405 |
| 115 | C53 | 4590 | 1405 |
| 116 | C54 | 4530 | 1405 |
| 117 | C55 | 4470 | 1405 |
| 118 | C56 | 4410 | 1405 |
| 119 | C57 | 4350 | 1405 |
| 120 | C58 | 4290 | 1405 |
| 121 | C59 | 4230 | 1405 |
| 122 | C60 | 4170 | 1405 |
| 123 | C61 | 4110 | 1405 |
| 124 | C62 | 4050 | 1405 |
| 125 | C63 | 3990 | 1405 |
| 126 | So | 3930 | 1405 |
| 127 | S1 | 3870 | 1405 |
| 128 | S2 | 3810 | 1405 |
| 129 | S3 | 3750 | 1405 |
| 130 | S4 | 3690 | 1405 |
| 131 | S5 | 3630 | 1405 |
| 132 | S6 | 3570 | 1405 |
| 133 | S7 | 3510 | 1405 |
| 134 | S8 | 3450 | 1405 |
| 135 | S9 | 3390 | 1405 |
| 136 | $\mathrm{S}_{10}$ | 3330 | 1405 |
| 137 | $\mathrm{S}_{11}$ | 3270 | 1405 |
| 138 | $\mathrm{S}_{12}$ | 3210 | 1405 |
| 139 | $\mathrm{S}_{13}$ | 3150 | 1405 |
| 140 | $\mathrm{S}_{14}$ | 3090 | 1405 |
| 141 | S 15 | 3030 | 1405 |
| 142 | S 16 | 2970 | 1405 |
| 143 | S17 | 2910 | 1405 |
| 144 | $\mathrm{S}_{18}$ | 2850 | 1405 |
| 145 | $\mathrm{S}_{19}$ | 2790 | 1405 |
| 146 | S20 | 2730 | 1405 |
| 147 | S21 | 2670 | 1405 |
| 148 | S22 | 2610 | 1405 |
| 149 | S23 | 2550 | 1405 |
| 150 | S24 | 2490 | 1405 |


| PAD No. | Terminal | X $=$ um | $\mathrm{Y}=\mathrm{um}$ |
| :---: | :---: | :---: | :---: |
| 151 | S25 | 2430 | 1405 |
| 152 | S26 | 2370 | 1405 |
| 153 | S27 | 2310 | 1405 |
| 154 | S28 | 2250 | 1405 |
| 155 | S29 | 2190 | 1405 |
| 156 | S30 | 2130 | 1405 |
| 157 | S31 | 2070 | 1405 |
| 158 | S32 | 2010 | 1405 |
| 159 | S33 | 1950 | 1405 |
| 160 | S34 | 1890 | 1405 |
| 161 | S35 | 1830 | 1405 |
| 162 | S36 | 1770 | 1405 |
| 163 | S37 | 1710 | 1405 |
| 164 | S38 | 1650 | 1405 |
| 165 | S39 | 1590 | 1405 |
| 166 | S40 | 1530 | 1405 |
| 167 | S41 | 1470 | 1405 |
| 168 | S42 | 1410 | 1405 |
| 169 | S43 | 1350 | 1405 |
| 170 | S44 | 1290 | 1405 |
| 171 | S45 | 1230 | 1405 |
| 172 | S46 | 1170 | 1405 |
| 173 | S47 | 1110 | 1405 |
| 174 | S48 | 1050 | 1405 |
| 175 | S49 | 990 | 1405 |
| 176 | S50 | 930 | 1405 |
| 177 | S51 | 870 | 1405 |
| 178 | S52 | 810 | 1405 |
| 179 | S53 | 750 | 1405 |
| 180 | S54 | 690 | 1405 |
| 181 | S55 | 630 | 1405 |
| 182 | S56 | 570 | 1405 |
| 183 | S57 | 510 | 1405 |
| 184 | S58 | 450 | 1405 |
| 185 | S59 | 390 | 1405 |
| 186 | S60 | 330 | 1405 |
| 187 | S61 | 270 | 1405 |
| 188 | S62 | 210 | 1405 |
| 189 | S63 | 150 | 1405 |
| 190 | S64 | 90 | 1405 |
| 191 | S65 | 30 | 1405 |
| 192 | S66 | -30 | 1405 |
| 193 | S67 | -90 | 1405 |
| 194 | S68 | -150 | 1405 |
| 195 | S69 | -210 | 1405 |
| 196 | S70 | -270 | 1405 |
| 197 | $\mathrm{S}_{71}$ | -330 | 1405 |
| 198 | S72 | -390 | 1405 |
| 199 | S73 | -450 | 1405 |
| 200 | S74 | -510 | 1405 |


| PAD No. | Terminal | $\mathrm{X}=\mathrm{um}$ | $\mathrm{Y}=\mathrm{um}$ |
| :---: | :---: | :---: | :---: |
| 201 | $\mathrm{S}_{75}$ | -570 | 1405 |
| 202 | S76 | -630 | 1405 |
| 203 | S77 | -690 | 1405 |
| 204 | S78 | -750 | 1405 |
| 205 | S79 | -810 | 1405 |
| 206 | S80 | -870 | 1405 |
| 207 | S 81 | -930 | 1405 |
| 208 | S82 | -990 | 1405 |
| 209 | S83 | -1050 | 1405 |
| 210 | S84 | -1110 | 1405 |
| 211 | S85 | -1170 | 1405 |
| 212 | S86 | -1230 | 1405 |
| 213 | S87 | -1290 | 1405 |
| 214 | S88 | -1350 | 1405 |
| 215 | S89 | -1410 | 1405 |
| 216 | S90 | -1470 | 1405 |
| 217 | S91 | -1530 | 1405 |
| 218 | S92 | -1590 | 1405 |
| 219 | S93 | -1650 | 1405 |
| 220 | S94 | -1710 | 1405 |
| 221 | S95 | -1770 | 1405 |
| 222 | S96 | -1830 | 1405 |
| 223 | S97 | -1890 | 1405 |
| 224 | S98 | -1950 | 1405 |
| 225 | S99 | -2010 | 1405 |
| 226 | S 100 | -2070 | 1405 |
| 227 | S 101 | -2130 | 1405 |
| 228 | S102 | -2190 | 1405 |
| 229 | S103 | -2250 | 1405 |
| 230 | S 104 | -2310 | 1405 |
| 231 | S 105 | -2370 | 1405 |
| 232 | S106 | -2430 | 1405 |
| 233 | S 107 | -2490 | 1405 |
| 234 | S108 | -2550 | 1405 |
| 235 | S 109 | -2610 | 1405 |
| 236 | $\mathrm{S}_{110}$ | -2670 | 1405 |
| 237 | $\mathrm{S}_{111}$ | -2730 | 1405 |
| 238 | $\mathrm{S}_{112}$ | -2790 | 1405 |
| 239 | $\mathrm{S}_{113}$ | -2850 | 1405 |
| 240 | S114 | -2910 | 1405 |
| 241 | $\mathrm{S}_{115}$ | -2970 | 1405 |
| 242 | S116 | -3030 | 1405 |
| 243 | S117 | -3090 | 1405 |
| 244 | $\mathrm{S}_{118}$ | -3150 | 1405 |
| 245 | $\mathrm{S}_{119}$ | -3210 | 1405 |
| 246 | S 120 | -3270 | 1405 |
| 247 | S 121 | -3330 | 1405 |
| 248 | S 122 | -3390 | 1405 |
| 249 | $\mathrm{S}_{123}$ | -3450 | 1405 |
| 250 | S124 | -3510 | 1405 |


| PAD No. | Terminal | X= um | $\mathrm{Y}=\mathrm{um}$ |
| :---: | :---: | :---: | :---: |
| 251 | $\mathrm{S}_{125}$ | -3570 | 1405 |
| 252 | $\mathrm{S}_{126}$ | -3630 | 1405 |
| 253 | S 127 | -3690 | 1405 |
| 254 | $\mathrm{S}_{128}$ | -3750 | 1405 |
| 255 | S 129 | -3810 | 1405 |
| 256 | S 130 | -3870 | 1405 |
| 257 | S 131 | -3930 | 1405 |
| 258 | $\mathrm{C}_{127}$ | -3990 | 1405 |
| 259 | $\mathrm{C}_{126}$ | -4050 | 1405 |
| 260 | $\mathrm{C}_{125}$ | -4110 | 1405 |
| 261 | $\mathrm{C}_{124}$ | -4170 | 1405 |
| 262 | $\mathrm{C}_{123}$ | -4230 | 1405 |
| 263 | $\mathrm{C}_{122}$ | -4290 | 1405 |
| 264 | $\mathrm{C}_{121}$ | -4350 | 1405 |
| 265 | $\mathrm{C}_{120}$ | -4410 | 1405 |
| 266 | $\mathrm{C}_{119}$ | -4470 | 1405 |
| 267 | $\mathrm{C}_{118}$ | -4530 | 1405 |
| 268 | $\mathrm{C}_{117}$ | -4590 | 1405 |
| 269 | $\mathrm{C}_{116}$ | -4650 | 1405 |
| 270 | $\mathrm{C}_{115}$ | -4710 | 1405 |
| 271 | $\mathrm{C}_{114}$ | -4770 | 1405 |
| 272 | $\mathrm{C}_{113}$ | -4830 | 1405 |
| 273 | $\mathrm{C}_{112}$ | -4890 | 1405 |
| 274 | $\mathrm{C}_{111}$ | -4950 | 1405 |
| 275 | $\mathrm{C}_{110}$ | -5010 | 1405 |
| 276 | C109 | -4995 | 1284 |
| 277 | C108 | -4995 | 1224 |
| 278 | $\mathrm{C}_{107}$ | -4995 | 1164 |
| 279 | $\mathrm{C}_{106}$ | -4995 | 1104 |
| 280 | $\mathrm{C}_{105}$ | -4995 | 1044 |
| 281 | $\mathrm{C}_{104}$ | -4995 | 984 |
| 282 | $\mathrm{C}_{103}$ | -4995 | 924 |
| 283 | $\mathrm{C}_{102}$ | -4995 | 864 |
| 284 | C101 | -4995 | 804 |
| 285 | $\mathrm{C}_{100}$ | -4995 | 744 |
| 286 | C99 | -4995 | 684 |
| 287 | C98 | -4995 | 624 |
| 288 | C97 | -4995 | 564 |
| 289 | C96 | -4995 | 504 |
| 290 | C95 | -4995 | 444 |
| 291 | C94 | -4995 | 384 |
| 292 | C93 | -4995 | 324 |
| 293 | C92 | -4995 | 264 |
| 294 | C91 | -4995 | 204 |
| 295 | C90 | -4995 | 144 |
| 296 | C89 | -4995 | 84 |
| 297 | C88 | -4995 | 24 |
| 298 | C87 | -4995 | -36 |
| 299 | C86 | -4995 | -96 |
| 300 | C85 | -4995 | -156 |


| PAD No. | Terminal | $\mathrm{X}=\mathrm{um}$ | $\mathrm{Y}=\mathrm{um}$ |
| :---: | :---: | :---: | :---: |
| 301 | $\mathrm{C}_{84}$ | -4995 | -216 |
| 302 | $\mathrm{C}_{83}$ | -4995 | -276 |
| 303 | $\mathrm{C}_{82}$ | -4995 | -336 |
| 304 | $\mathrm{C}_{81}$ | -4995 | -396 |
| 305 | $\mathrm{C}_{80}$ | -4995 | -456 |
| 306 | $\mathrm{C}_{79}$ | -4995 | -516 |
| 307 | $\mathrm{C}_{78}$ | -4995 | -576 |
| 308 | $\mathrm{C}_{77}$ | -4995 | -636 |
| 309 | $\mathrm{C}_{76}$ | -4995 | -696 |
| 310 | $\mathrm{C}_{75}$ | -4995 | -756 |
| 311 | $\mathrm{C}_{74}$ | -4995 | -816 |
| 312 | $\mathrm{C}_{73}$ | -4995 | -876 |
| 313 | $\mathrm{C}_{72}$ | -4995 | -936 |
| 314 | $\mathrm{C}_{71}$ | -4995 | -996 |
| 315 | $\mathrm{C}_{70}$ | -4995 | -1056 |
| 316 | $\mathrm{C}_{69}$ | -4995 | -1116 |
| 317 | $\mathrm{C}_{68}$ | -4995 | -1176 |
| 318 | $\mathrm{C}_{67}$ | -4995 | -1236 |
| 319 | $\mathrm{C}_{66}$ | -4995 | -1296 |
| 320 | $\mathrm{C}_{65}$ | -4995 | -1356 |
| 321 | $\mathrm{C}_{64}$ | -4995 | -1416 |



TERMINAL DESCRIPTION

| No. | Symbol | VO | Function |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1,40 | Vdd | Power | VDD=+3V |  |  |  |  |
| 5,22 | Vss | GND | Vss=0V |  |  |  |  |
| $\begin{aligned} & 39 \\ & 38 \\ & 37 \\ & 36 \\ & 35 \end{aligned}$ | $\begin{aligned} & \hline V_{1} \\ & V_{2} \\ & V_{3} \\ & V_{4} \end{aligned}$ | Power | LCD Driving Voltage Supplying Terminal. When the internal voltage booster is not used, supply each level of LCD driving voltage from outside with following relation. <br> $\mathrm{VDD} \geq \mathrm{V} 1 \geq \mathrm{V} 2 \geq \mathrm{V} 3 \geq \mathrm{V} 4 \geq \mathrm{V} 5$ <br> When the internal power supply is on, the internal circuits generate and supply following LCD bias voltage from $\mathrm{V}_{1}$ to $\mathrm{V}_{4}$ terminals. |  |  |  |  |
|  |  |  | Bias | V1 | V2 |  |  |
|  |  |  | 1/4Bias | V5+3/4VLCD | V5+2/4VLCD | V5+2/4VLCD | V5+1/4VLCD |
|  |  |  | 1/5Bias | V5+4/5VLCD | V5+3/5VLCD | V5+2/5VLCD | V5 $+1 / 5 \mathrm{VLCD}$ |
|  |  |  | 1/6Bias | V5+5/6VLCD | V5 $+4 / 6 \mathrm{VLCD}$ | V5+2/6VLCD | V5 $+1 / 6 \mathrm{VLCD}$ |
|  |  |  | 1/7Bias | V5+6/7VLCD | V5+5/7VLCD | V5+2/7VLCD | V5 $+1 / 7 \mathrm{VLCD}$ |
|  |  |  | 1/8Bias | V5 $+7 / 8 \mathrm{VLCD}$ | V5+6/8VLCD | V5+2/8VLCD | V5 $+1 / 8 \mathrm{VLCD}$ |
|  |  |  | 1/9Bias | V5+8/9VLCD | V5+7/9VLCD | V5+2/9VLCD | V5+1/9VLCD |
|  |  |  | 1/10Bias | V5+9/10VLCD | V5+8/10VLCD | V5+2/10VLCD | V5+1/10VLCD |
|  |  |  | 1/1113ias | V5+10/11VLCD | V5+9/11 VLCD | V5+2/11 VLCD | V5+1/11 VLCD |
|  |  |  | 1/12Bias | V5+11/12VLCD | V5+10/12VLCD | V5+2/12VLCD | V5+1/12VLCD |
|  |  |  | (VLCD=Vdd-V5) |  |  |  |  |
| $\begin{aligned} & 33,32, \\ & 31,30, \\ & 29,28, \\ & 27,26, \\ & 25,24 \end{aligned}$ | $\begin{aligned} & \mathrm{Cl}^{1+}, \mathrm{C} 1- \\ & \mathrm{C}^{+}, \mathrm{C} 2 \\ & \mathrm{C}^{+}+\mathrm{C} \\ & \mathrm{C} \mathrm{C}^{+}, \mathrm{C4} \\ & \mathrm{C} 5^{+}, \mathrm{C} 5 \end{aligned}$ | $\bigcirc$ | Step up capacitor connecting terminals. Voltage booster circuit (Maximum 6-time) |  |  |  |  |
| 23 | Vout | $\bigcirc$ | Step up voltage output terminal. Connect the step up capacitor between this terminal and Vss. |  |  |  |  |
| 34 | VR | I | Voltage adjust terminal. $V_{5}$ level is adjusted by external bleeder resistance connecting between VDD and V5 terminal. |  |  |  |  |
| $7$ | $\begin{aligned} & \hline \mathrm{T}_{1} \\ & \mathrm{~T}_{2} \end{aligned}$ | I | LCD bias voltage control terminals. ( *:Don't Care) |  |  |  |  |
|  |  |  | T1 | T2 ${ }^{\text {2 }}$ | Voltage Adj. |  | V/F Cir. |
|  |  |  | L | Ava | Available |  | Available |
|  |  |  | H | Not |  |  | Available |
|  |  |  | H | Not | Nvail. Not | Avail. Av |  |
| 14 to 21 | $\begin{array}{\|l\|} \hline D_{0} \text { to } \\ \text { D7 } \\ \text { (SI) } \\ \text { (SCL) } \\ \hline \end{array}$ | VO |  |  |  |  |  |
| 11 | A0 | 1 | Connect to the Address bus of MPU. The data on the D 0 to D 7 is distinguished between Display data and Instruction by status of AO. |  |  |  |  |
|  |  |  | A0 | H | L |  |  |
|  |  |  | Distin. | Display Data | nstruction |  |  |
| 4 | RES | 1 | Reset terminal performed. Re | I. When the RES set operation is | erminal goes executing durin | o "L", the initi <br> "L" state of | alization is RES. |
| 10 | CS | 1 | Chip select ter | rminal. Data Input | Output are av | ailable during | CS = "L". |



Functional Description
(1) Description for each blocks
(1-1) Busy Flag (BF)
While the internal circuits are operating, the busy flag (BF) is "1" and any instruction excepting for the status read are inhibited.
The busy flag goes to "1" from D7 terminal when status read instruction is executed.
When enough cycle time over than tcYc indicated in "BUS TIMING CHARACTERISTICS" is ensured, no need to check the busy flag for reduction of the MPU loads.

## (1-2)Display Start Line Register

The Display start Line Register is a pointer register which indicates the address in the Display Data RAM corresponding with COMo(normally it display the top line in the LCD Panel). This register also operates for vertical display scroll, the display page change and so on. The Display Start Line Set instruction sets the display start address of the Display Data RAM represented in 8 -bit to this register.
(1-3) Line Counter
The Line Counter generates the line address of display data RAM by the count up operation synchronizing the common cycle after the reset operation at the status change of internal FR signal.
(1-4) Column Address Counter
The column address counter is 8 -bit pre-settable counter addressing the column address of display data RAM as shown in Fig. 1. It is incremented ( +1 ) up to ( 84 ) H by the Display Data Read/Write instruction execution. It stops the count up operation at (84) H , and it does not count up non existing address area over than (84) H by the count lock function. This count lock is released by new column address set.
The column address counter is independent of the Page Register.
By the Address Inverse Instruction, the column address decoder inverse the column address of Display Data RAM corresponding to the Segment Driver.

## (1-5) Page Register

The page register gives a page address of Display Data RAM as shown in Fig. 1. When the MPU accesses the data with the page change, the page address set instruction is required.
(1-6) Display Data RAM
Display Data RAM is the bit map RAM consisting of 25,344 bits to memorize the display data corresponding to each pixel of LCD panel. The each bit in the Display Data RAM corresponds to the each pixel of the LCD panel and controls the display by following bit data.

When Normal Display: On="1", Off="0"
When Inverse Display: On="0", Off="1"
The Display Data RAM outputs 132-bit parallel data in the area addressed by the line counter, and these data are set into the Display Data Latch.
The access operation from MPU to the display data RAM and the data output from the display data RAM are so controlled to operate independently that the data rewriting does not influence with any malfunctions to the display.The relation between column address and segment output can inverse by the Address Inverse Instruction ADC as shown in Fig.1.
(1-7) Common Driver Assignment
The scanning order can be assigned by mask option as shown on Table 1.
Table 1



Fig. 1 Correspondence with Display Data RAM Address
(1-8) Reset Circuit
Reset circuit operates the following initializations when the condition of RES terminal goes to "L" level.

```
Initialization
1 Display Off
2 Normal Display (Non-inverse display)
3 ADC Select : Normal (ADC Instruction Do ="0")
4 Read Modify Write Mode Off
5 Internal Power supply (Voltage Booster) circuits Off
Static Drive Off
7 Driver Output Off
8 Clear the serial interface register
9 Set the address(00)H to the Column Address Counter
10 Set the 1st Line in the Display Start Line Register.page (00)H to the Page Address Register
11 Set the page "0" to the Page Address Register
12 Set the EVR register to (FF)H
13 Set the All display(1/128 duty)
14 Set the Bias select(1/12 Bias)
15 Set the 6-Time Voltage Booster
16 Set the n line turn over register (0)H
```

The $\overline{R E S}$ terminal should be connected to the Reset terminal of MPU for the initialization at the mean time with MPU as shown in "MPU Interface Example". The period of reset signal requires over than 10us RES="L" level input as shown in "Electrical Characteristics". After 1us from the rise edge of $\overline{\mathrm{RES}}$ signal, the operation goes to normal.
When the internal LCD power supply is not used, the external LCD power supply into the NJU6679 must be turned on during $\overline{R E S}=$ "L". Although the condition of $\overline{R E S}=" L$ " clear each registers and initialize as above, the oscillation circuit and the output terminal conditions (D0 to D7) are not influenced. The initialization must be performed using RES terminal at the power on, to prevent hung up or any incorrect operations. The reset Instruction performs the initialization procedures from No. 9 to No. 16 as shown in above.

Note) The noise into the $\overline{R E S}$ terminal should be eliminated to avoid the error on the application with the careful design.
(1-9) LCD Driving
(a) LCD Driving Circuits

LCD driving circuits are consisted of 260 multiplexers which operate as 132 Segment drivers and 128 Common drivers. 128 Common drivers with the shift register scan the common display signal. The combination of the Display data, COM scan signal and FR signal form into the LCD driving output voltage. The output wave form is shown in the Fig. 7.
(b) Display Data Latch Circuits

Display Data Latch stores 132-bit display data temporarily which is output to LCD driver circuits at a common cycle from Display Data RAM addressed by Line Counter. The instructions of Display On/Off, Display inverse ON/OFF and Static Drive On/Off control only the data in Display Data Latch, therefore, the data in the Display Data RAM is not changed.
(c) Line Counter and Latch signal of Latch Circuits

The clock to Line Counter and latch signal to the Latch Circuits are generated from the internal display clock (CL). The line address of Display Data RAM is renewed synchronizing with display clock(CL). 132 bits display data are latched in display latch circuits synchronizing with display clock, and then output to the LCD driving circuits. The display data transfer to the LCD driving circuits is executed independently with RAM access by the MPU.
(d) Display Timing Generator

Display Timing Generator generates the timing signal for the display system by combination of the master clock CL and Driving Signal FR ( refer to Fig.2 ). The Frame Signal FR and LCD alternative signal generate LCD driving waveform of the two frame alternative driving method or n-Line inverse driving method.
(e)Common Timing Generation

The common timing is generated by display clock.
-Waveform of Display Timing(without the $n$-line inverse functions, the line inverse register in set to 0 )



Sn


Fig. 2
-Waveform of Display Timing(with the $n$-line inverse function, $n=7$, the line inverse register in set to 6)


FR $\qquad$


CO


C1

ram data $\subset X \subset \subset X \subset \subset \subset \subset \subset X$



Fig. 3

## (f) Oscillation Circuit

The Oscillation Circuit is a low power CR oscillator incorporating with Resistor and Capacitor. It generates clocks for display timing signal source and voltage booster circuits. The oscillation circuit output frequency is divided as shown in below for display clock CL.
-The relation between duty and divide

| Duty | $1 / 8$ | $1 / 16$ | $1 / 24$ | $1 / 32$ | $1 / 40$ | $1 / 48$ | $1 / 56$ | $1 / 64$ | $1 / 72$ | $1 / 80$ | $1 / 88$ | $1 / 96$ | $1 / 104$ | $1 / 122$ | $1 / 120$ | $1 / 128$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Divide | $1 / 64$ | $1 / 32$ | $1 / 21$ | $1 / 16$ | $1 / 12$ | $1 / 10$ | $1 / 9$ | $1 / 8$ | $1 / 7$ | $1 / 6$ |  | $1 / 5$ |  | $1 / 4$ |  |  |

(g) Power Supply Circuit

Internal Power Supply Circuit generate the High voltage and Bias voltage for the LCD. The power Supply Circuit consists of Voltage Booster (6-Time maximum) Circuits, Regulator Circuits, and Voltage Followers. The internal Power Supply is designed for small size LCD panel, therefore it is not suitable for the large size LCD panel application. If the contrast is not good in the large size LCD panel application, please supply the external.
The suitable values of the capacitors connecting to the $\mathrm{V}_{1}$ to $\mathrm{V}_{5}$ terminals and the voltage booster circuit, and the feedback resistors for $V_{5}$ operational amplifier depend on the LCD panel. And the power consumption with the LCD panel is depending on the display pattern. Please evaluate with actual LCD module. The operation of internal Power Supply Circuits is controlled by the Internal Power Supply On/Off Instruction. When the Internal Power Supply Off Instruction is executed, all of the voltage booster circuits, regulator circuits, voltage follower circuits are turned off. In this time, the bias voltage of $\mathrm{V}_{1}, \mathrm{~V}_{2}, \mathrm{~V}_{3}, \mathrm{~V}_{4}$, and $\mathrm{V}_{5}$ for the LCD should be supplied from outside, terminals $\mathrm{C1}^{+}, \mathrm{C} 1^{-}, \mathrm{C}^{+}, \mathrm{C} 2^{-}, \mathrm{C3}^{+}, \mathrm{C} 3^{-}, \mathrm{C} 4^{+}, \mathrm{C} 4^{-}, \mathrm{C} 5^{+}, \mathrm{C} 5^{-}$and VR should be open. The status of internal power supply is selected by $\mathrm{T}_{1}$ and $\mathrm{T}_{2}$ terminal. Furthermore the external power supply operates with some of internal power supply function.

| $\mathrm{T}_{1}$ | $\mathrm{~T}_{2}$ | Voltage <br> Booster | Voltage Adj. | Buffer(V/F) | Ext.Pow Supply | $\mathrm{C}_{1+, \text { C1- to }}^{\mathrm{C} 5+, \mathrm{C} 5-}$ | VR Term. |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| L | $\mathrm{L} / \mathrm{H}$ | ON | ON | ON | - |  |  |
| H | L | OFF | ON | ON | VouT | Open |  |
| H | H | OFF | OFF | ON | V5,VouT | Open | Open |

When ( $\left.\mathrm{T}_{1}, \mathrm{~T} 2\right)=(\mathrm{H}, \mathrm{L}), \mathrm{C1}^{+}, \mathrm{C} 1^{-}, \mathrm{C}^{+}, \mathrm{C}^{-}, \mathrm{C3}^{+}, \mathrm{C} 3^{-}, \mathrm{C} 4^{+}, \mathrm{C} 4^{-}, \mathrm{C} 5^{+}, \mathrm{C} 5^{-}$terminals for voltage booster circuits are open because the voltage booster circuits doesn't operate. Therefore LCD driving voltage to the Vout terminal should be supplied from outside.
When $\left(T_{1}, T_{2}\right)=(H, H)$, terminals for voltage booster circuits and VR are open, because the voltage booster circuits and Voltage adjust circuits do not operate.

## OPower Supply applications

(1)External power supply operation.
(2)Internal power supply operation. (Voltage Booster, Voltage Adj., Buffer(V/F)) Internal power supply ON (instruction) ( $\mathrm{T} 1, \mathrm{~T} 2$ )=(L,L)

(3)External power supply operation with Voltage Adjustment, Buffer(V/F)
Internal power supply ON (Instruction) ( $\mathrm{T} 1, \mathrm{~T} 2$ ) $=(\mathrm{H}, \mathrm{L})$
(4)External power supply operation adjusted Voltage to V5.
Internal power supply (Instruction) ( $\mathrm{T} 1, \mathrm{~T} 2$ ) $=(\mathrm{H}, \mathrm{H})$

$\otimes$ : These switches should be open during the power save mode.

## (2) Instruction

The NJU6679 distinguishes the signal on the data bus by combination of A0, $\overline{R D}$ and $\overline{W R}$. The decode of the instruction and execution performs depending on the internal timing only neither the external clock. In case of serial interface, the data input as MSB first serially.
The Table. 4 shows the instruction codes of the NJU6679.
Table 4. Instruction Code
(*:Don't Care)

| Instruction |  | Code |  |  |  |  |  |  |  |  |  |  | Description |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | A 0 | RD | W R | D 7 | D 6 | D 5 | D 4 | D 3 | D 2 | D 1 | D 0 |  |
| (1) | D isplay ON/OFF | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 1 | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | LCD Display ON/OFF 0:OFF 1:ON |
| (2) | Display Start Line Set High Order 4 bits | 0 | 1 | 0 | 0 | 1 | 0 | 1 | High Order Address |  |  |  | Determine the Display Line of RAM to the COMO. (Set the Higher order 4 bits) |
|  | Display Start Line Set Lower Order 4 bits | 0 | 1 | 0 | 0 | 1 | 1 | 0 | Lower Order <br> Address |  |  |  | Determine the Display Line of RAM to the COMO. (Set the Lower order 4bits) |
| (3) | Page Address Set High Order 1bits | 0 | 1 | 0 | 0 | 1 | 0 | 0 | * | * | * | Hi. | Set the Higher order 1 bit page of D D RAM to the Page Address Register |
|  | Page Address Set Lower Order 4 bits | 0 | 1 | 0 | 1 | 1 | 0 | 0 | Lower Order Page Address |  |  |  | Set the Lower order 4 bit page of DDRAM to the Page Address Register |
| (4) | Column Address Set High Order 4 bits | 0 | 1 | 0 | 0 | 0 | 0 | 1 | High Order Column Add. |  |  |  | Set the Higher order 4 bits Column Address to the Reg. |
|  | Column Address Set Lower Order 4 bits | 0 | 1 | 0 | 0 | 0 | 0 | 0 | Lower Order ColumnAdd. |  |  |  | Set the Lower order 4 bits Column Address to the Reg. |
| (5) | Status Read | 0 | 0 | 1 | Status |  |  |  | 0 | 0 | 0 | 0 | Read out the internal S tatus |
| (6) | W rite Display Data | 1 | 1 | 0 | W rite Data |  |  |  |  |  |  |  | W rite the data into the Display Data RAM |
| (7) | Read Display Data | 1 | 0 | 1 | Read Data |  |  |  |  |  |  |  | Read the data from the Display Data RAM |
| (8) | Normalor Inverse of ON/OFF Set | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 1 | $\begin{aligned} & \hline 0 \\ & 1 \end{aligned}$ | Inverse the ON and OFF Display <br> 0 :Normal 1 :Inverse |
| (9) | Whole Display ON /Normal Display | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 0 | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | W hole Display Turns ON 0 :Normal $1: W$ hole Disp. ON |
| (10) | Sub instruction table mode | 0 | 1 | 0 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | Set the Sub instruction table. |
| (11) | Partial Display |  |  |  |  |  |  |  |  |  |  |  |  |
|  | 1st Block, Set Start display unit | 0 | 1 | 0 | 0 | 0 | 0 | 0 | Start display unit |  |  |  | Set the Start display unit of 1 st B lock. |
|  | 1 st Block, Set The number of display units | 0 | 1 | 0 | 0 | 0 | 1 | number of display units |  |  |  |  | Set the number of display units of 1 st Block. |
|  | 2nd Block, Set Start display unit | 0 | 1 | 0 | 1 | 1 | 0 | 0 | Start display unit |  |  |  | Set the Start display unit of 2 nd B lock. |
|  | 2 nd Block, <br> Set The number of display units | 0 | 1 | 0 | 1 | 1 | 1 | number of display units |  |  |  |  | Set the number of display units of 2 nd Block. |
|  | Partial display on | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | It comes off the mode to set and a display is executed. |
| (12) | n-line Inverse Drive Set $\qquad$ |  |  |  |  |  |  |  |  |  |  |  |  |
|  | Register Set Higher order 2 bits | 0 | 1 | 0 | 0 | 1 | 0 | 1 | * | * | higher order |  | Set the number of inverse drive line. |
|  | Register Set Lower order 4 bits | 0 | 1 | 0 | 0 | 1 | 1 | 0 | Lowerorder |  |  |  | Set the number of inverse drive line. |
|  | n-line Inverse Drive Set is executed. | 0 | 1 | 0 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | The execution of the line inverse drive. |
| (13) | EVR Register Set |  |  |  |  |  |  |  |  |  |  |  |  |
|  | EVR Register Set Higherorder 4 bits | 0 | 1 | 0 | 1 | 0 | 0 | 0 | EVR Data Higherorder |  |  |  | Set the V 5 output level to the EVR register. (Higher order 4 bits) |
|  | EVR Register Set Lowerorder 4 bits | 0 | 1 | 0 | 1 | 0 | 0 | 1 | EVR Data Lower order |  |  |  | Set the V 5 output level to the EVR register. (Lower order 4 bits) |
|  | EVR Register Set is executed. | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | The execution of the EVR. |
| (14) | End of sub instruction table mode | 0 | 1 | 0 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 1 | It ends the setting of sub instruction table. |

(*:Don't Care)

| Instruction |  | Code |  |  |  |  |  |  |  |  |  |  | Description |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | A0 | $\overline{\mathrm{RD}}$ | $\overline{\mathrm{WR}}$ | D7 | D 6 | D 5 | D 4 | D 3 | D2 | D 1 | Do |  |
| (15) | Bias Select | 0 | 1 | 0 | 1 | 0 | 1 | 1 | Bias |  |  |  | Select the bias (9 Patterns) |
| (16) | Voltage Booster Circuits Multiple Select | 0 | 1 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | Boost Multiple |  | Set the Booster circuits (2 to 6 times) |
| (17) | Read Modify Write /End | 0 | 1 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | Read Modify Write mode D $0=0$ :On D $0=1$ :End |
| (18) | Reset | 0 | 1 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 1 | 0 | Initialize the internal Circuits |
| (19) | Internal Power Supply ON/OFF | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | 0 :Int. Power Supply OFF 1 :Int. Power Supply ON |
| (20) | LCD Driving Voltage Set | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | Set LCD Driving Voltage after the internal (external) power supply is turned on |
| (21) | Power Save <br> (Dual Command) |  |  |  |  |  |  |  |  |  |  |  | Set the Power Save Mode (LCD Display OFF <br> +Whole Display Turns ON) |
| (22) | ADC Select | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | Set the DD RAM vs Segment D $0=0$ :Normal $0=1$ :Inverse |

## (3) Explanation of Instruction Code

## (3-1) Display On/Off

This instruction executes whole display On/Off without relationship of the data in the Display Data RAM and internal conditions.

| A0 | $\overline{\mathrm{RD}}$ | $\overline{\mathrm{WR}} \mathrm{W}$ | $\mathrm{D}_{7}$ | D 6 | D 5 | D 4 | $\mathrm{D}_{3}$ | $\mathrm{D}_{2}$ | D 1 | D 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 1 | D |

> D 0:Display Off
> 1:Display On

## (3-2) Display Start Line

This instruction sets the line address of Display Data RAM corresponding the COMO terminal (the highest position line of display in normal application). The display area is fixed automatically by number of display line which corresponds the display duty ratio from the pointed line address as the start line. This instruction realizes the vertical smooth scroll with extredisplay RAM or the page address change by dynamic line addressing. In this time, the contents of RAM are not changed.

| A 0 | $\overline{\mathrm{RD}}$ | $\overline{\mathrm{WR}}$ | D 7 | D 6 | D 5 | D 4 | D 3 | D 2 | D 1 | D 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 0 | 0 | 1 | 0 | 1 | $\mathrm{~A}_{7}$ | $\mathrm{~A}_{6}$ | $\mathrm{~A}_{5}$ | A 4 |
| 0 | 1 | 0 | 0 | 1 | 1 | 0 | $\mathrm{~A}_{3}$ | $\mathrm{~A}_{2}$ | $\mathrm{~A}_{1}$ | A 0 |


| A 7 | A 6 | A 5 | A 4 | A 3 | A 2 | A 1 | A 0 | Line Address(HEX) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 |
|  |  |  |  | $\vdots$ |  |  |  | $\vdots$ |
|  |  |  |  |  |  |  |  | $\vdots$ |
| 1 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | BF |

(3-3) Page Address Set
When MPU accesses the Display Data RAM, the page address must be selected before the data writing. The access to the Display Data RAM is available by the page and column address set (Refer the Fig. 1). The page address change does not influence with the display.


## (3-4) Column Address

When MPU accesses the Display Data RAM, the page address (refer(3-3) ) and column address set are required before the data writing. The column address set requires twice address set which are higher order 4 bits address set and lower order 4 bits. When the MPU accesses the Display Data RAM sequentially, the column address is increase one by one automatically, therefore, the MPU can access only the data sequentially without address set.
After writing 1 page data, page address setting is required due to page address doesn't increase automatically. The increment of the column address is stopped at the address of $(83) \mathrm{H}$ automatically, and the page address is not changed even if the column address increase to $(83) \mathrm{H}$ and stop. In this time the page address is not changed.

| A0 | RD | $\frac{R / W}{W R}$ | D7 | D6 | D5 | D4 | D3 | D2 | D1 | Do |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 0 | 0 | 0 | 0 | 1 | A7 | A6 | A5 | A4 |
| 0 | 1 | 0 | 0 | 0 | 0 | 0 | А3 | A2 | A1 | A0 | Higher Order


| $\mathrm{A}_{7}$ | $\mathrm{~A}_{6}$ | $\mathrm{~A}_{5}$ | $\mathrm{~A}_{4}$ | $\mathrm{~A}_{3}$ | $\mathrm{~A}_{2}$ | $\mathrm{~A}_{1}$ | $\mathrm{~A}_{0}$ | Column Address(HEX) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 |
|  |  |  |  | $\vdots$ |  |  |  | $\vdots$ |
|  |  |  |  | $\vdots$ |  |  |  | $\vdots$ |
| 1 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 83 | Lower Order

(3-5) Status Read
This instruction reads out the internal status of "BUSY", "ADC", "ON/OFF" and "RESET".

| A0 | RD | $\frac{R / W}{W R}$ | D7 | D6 | D5 | D4 | D3 | D2 | D1 | Do |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 1 | BUSY | ADC | ON/OFF | RESET | 0 | 0 | 0 | 0 |

BUSY : BUSY=1 indicate the operating or the Reset cycle.
The instruction can be input after the BUSY status change to " 0 ".
ADC : Indicate the output correspondence of column (segment) address and segment driver.
0 :Counterclockwise Output (Inverse) Column Address 131-n <-->> Segment Driver n
1 :Clockwise Output (Normal) Column Address n <---> Segment Driver n
(Note) The data " $0=$ Inverse" and " $1=$ Normal" of ADC is inverted with the ADC select Instruction of " $1=$ Inverse" and " $0=$ Normal".

ON/OFF : Indicate the whole display On/Off status.
0 : Whole Display "On
1 : Whole Display "Off"
(Note) The data " $0=O n$ " and "1=Off" of Display On/Off status read out is inverted with the Display On/Off instruction data of "1=On" and " $0=$ Off".

RESET : Indicate the initializing by $\overline{\mathrm{RES}}$ signal or reset instruction.
0 :
1 : Initialization Period

## (3-6) Write Display Data

This instruction writes the 8 -bit data on the data bus into the Display Data RAM. The column address increases "1" automatically after data writing, therefore, the MPU can write the 8 -bit data into the Display Data RAM continuously without any address setting after the start address setting.

| A 0 | $\overline{\mathrm{RD}}$ | $\overline{\mathrm{WR}} \mathrm{W}$ | $\mathrm{D}_{7}$ | D 6 | $\mathrm{D}_{5}$ | $\mathrm{D}_{4}$ | $\mathrm{D}_{3}$ | $\mathrm{D}_{2}$ | $\mathrm{D}_{1}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | D0

## (3-7) Read Display Data

This instruction reads out the 8-bit data from Display Data RAM addressed by the column and page address. The column address increase "1" automatically after data reading out, therefore, the MPU can read out the 8bit data from the Display Data RAM without any address setting after the start address setting. One time of dummy read must operate after column address set as the explanation in "(5-4) Access to the Display Data RAM and Internal Register". In the serial interface mode, the display data is not read out.

| A 0 | $\overline{\mathrm{RD}}$ | $\overline{\mathrm{R} / \mathrm{W}}$ | $\mathrm{D}_{7}$ | D 6 | D 5 | D 4 | $\mathrm{D}_{3}$ | $\mathrm{D}_{2}$ | D 1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | D 0

(3-8) Normal or Inverse On/Off Set
This instruction changes the condition of display turn on and off as normal or inverse. The contents of Display Data RAM is not changed by this instruction execution.

| A0 | RD | $\frac{R / W}{W R}$ | D7 | D6 | D 5 | D4 | D3 | D 2 | D1 | Do |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 1 | D |
| D 0 : Norma <br> 1 : Inverse |  |  | RAM data "1" correspond to "On" |  |  |  |  |  |  |  |
|  |  |  | RAM data "0" correspond to "On" |  |  |  |  |  |  |  |

## (3-9) Whole Display On

This instruction turns on the all pixels independent of the contents of Display Data RAM. In this time, the contents of Display Data RAM is not changed and kept. This instruction takes precedence over the "Normal or Inverse On/Off Set Instruction".

| A 0 | $\overline{\mathrm{RD}}$ | $\overline{\mathrm{WR}}$ | $\mathrm{D}_{7}$ | D 6 | D 5 | $\mathrm{D}_{4}$ | $\mathrm{D}_{3}$ | D 2 | $\mathrm{D}_{1}$ | D 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 0 | D |

D 0 : Normal Display
1 : Whole Display turn on
When Whole Display On Instruction is executed in the Display Off status, the internal circuits go to the power save mode (refer to the (s) Power Save).

## (3-10) Sub Instruction table mode

This instruction switches the instruction table from the main to the sub. The sub instruction table contains instructions of partial display, n-line inverse drive set and EVR register set as mentioned in (11), (12) and (13). The instruction of sub instruction table mode must be executed before above 3 sub instructions execution. The instruction of end of sub instruction table mode (14) switches the instruction table from the sub to the main. If any main instructions are written in the sub instruction mode, the NJU6679 will malfunction.

-Set sub Instruction table flow is shown below:


## (3-11) Partial Display

This instruction divides the active display area in a LCD panel to 16 units consisting of 8 commons per unit and displays one or two blocks of active display area consisting of a unit or more. In the partial display mode, the display duty ratio is set automatically according to the number of unit in a block or two.
Therefore, the partial display function realizes to go down the LCD driving voltage according to the display duty ratio. As a result, the operation current of display system is much saved against the full display mode.

The display units

| UNIT | 0 | (8 commons) |
| :---: | :---: | :---: |
| UNIT | 1 |  |
| UNIT | 2 |  |
| UNIT | 3 |  |
| UNIT | 4 |  |
| UNIT | 5 |  |
| UNIT | 6 |  |
| UNIT | 7 |  |
| UNIT | 8 |  |
| UNIT | 9 |  |
| UNIT | 10 |  |
| UNIT | 11 |  |
| UNIT | 12 |  |
| UNIT | 13 |  |
| UNIT | 14 | $V$ |
| UNIT | 15 | (8 commons) |

128-common

132-segment
Partial display instruction
The partial display operates by the combination of instructions which area unit number of start position start unit block in the display area and a number of display unit from start position to end as a block. The number of block is set up to two.


After execution of the next instruction, the display mode is changed to the partial display and the duty is changed automatically.

| 0 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Partial display |  |  |  |  |  |  |  |  |  |  |
| on |  |  |  |  |  |  |  |  |  |  |

D :unit number (Hex.)
Note) Incase of full display (1/128 duty), all of units on the display are selected when the first start unit is set to " 0 " $(0,0,0,0)$ and the second number of display unit is set to " 16 " ( $1,0,0,0,0$ ). In this time, the second block settings are ignored.

In case of only one block display, the second block settings are ignored when the second start unit is set to " 0 " $(0,0,0,0)$ and the second display unit number is set to " 0 " (0,0,0,0,0).

Keep the order of partial display instruction sequence.
Do not set over "UNIT 15" the display data in DD RAM are assigned continuously from page 0 for all of display block, even if non-display area is existed between the first block and the second.

The example of partial display setting


The above partial display condition is set as follows:
1)Set sub instruction mode

| A 0 | $\overline{\mathrm{RD}}$ | $\overline{\mathrm{R} / \mathrm{W}}$ | D 7 | D 6 | D 5 | D 4 | D 3 | D 2 | D 1 | D 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 0 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 0 |

Set sub instruction mode.
2)Set partial display conditions

|  |  | R/W |  |  |  |  |  |  |  |  | $1^{\text {st }}$ Block, Set start display unit to "0" |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A0 | RD | WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | Do |  |
| 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |  |


| 0 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

$1^{\text {st }}$ Block, Set the number of display units to "2"

$2^{\text {nd }}$ Block, Set start display unit to "4"

| 0 | 1 | 0 | 1 | 1 | 1 | 0 | 0 | 1 | 0 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

$2^{\text {nd }}$ Block, Set the number of display units to "5"

| 0 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Partial display on.
In this case, $1 / 56$ duty. (Duty $=1 /($ number of display units $\times 8$ ))
3)End sub instruction mode


End sub instruction mode. Back to main instruction mode.

Although the partial display instruction changes duty cycle ratio automatically and display area, LCD driving voltage, Bias and others are not changed. Therefore, the instruction of LCD driving voltage "OFF" ( $\mathrm{D}=0$ ) must be set before partial display operation, and the other instructions such as the n-line inverse drive set, EVR register set, bias select and voltage booster select should be set for optimum display-contrast. The "End of sub instruction mode" is required before these instructions in order to prevent momentary flickering.
-Set Partial Display flow is shown below:


## (3-12) n-line Inverse Drive Mode

This instruction sets a line number for inversion of LCD driving signal levels between " 1 " and " 0 ". It reduces the stripe shadow(crosstalk) and stabilizes display quality. The n-line inverse number is set according to the result of actual LCD panel display.
The instructions must be input in order of followings. These instructions are sub instruction sets and must be set after (3-10)Sub instruction table mode.


| 0 | 1 | 0 | 0 | 1 | 1 | 0 | $\mathrm{~A}_{3}$ | $\mathrm{~A}_{2}$ | $\mathrm{~A}_{1}$ | $\mathrm{~A}_{0}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |


| A 5 | A 4 | A 3 | A 2 | A 1 | A 0 | Inverse line |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | 0 | - |  |
| 0 | 0 | 0 | 0 | 0 | 1 | 2 |  |
|  |  |  | $\vdots$ |  |  |  | $\vdots$ |
|  |  |  | $:$ |  |  |  | $\vdots$ |
| 1 | 1 | 1 |  | 1 | 1 | 1 | 64 |

(*:Don't Care)

The actual operation starts after following instruction.

| A 0 | $\overline{\mathrm{RD}}$ | $\overline{\mathrm{R} / \mathrm{W}}$ | $\mathrm{D}_{7}$ | D 6 | D 5 | $\mathrm{D}_{4}$ | $\mathrm{D}_{3}$ | $\mathrm{D}_{2}$ | $\mathrm{D}_{1}$ | $\mathrm{D}_{0}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 0 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 0 |

## (3-13) EVR Register Set

This instruction controls voltage adjustment circuits of internal LCD power supply and changes LCD driving voltage "V5". Finally, it adjusts the contrast of LCD display. By setting a data into EVR register, V5 output voltage selects one condition out of 201 -voltage conditions. The range of $\mathrm{V}_{5}$ voltage is adjusted by setting external resistors as mentioned in "(4)(b) Voltage Adjust Circuits".
This instruction is sub instruction and it must be set after (3-10) Sub instruction table mode.


| A 7 | A 6 | A 5 | A 4 | A 3 | A 2 | A 1 | A 0 | VLCD |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 1 | 1 | 0 | 1 | 1 | 1 | Low |
|  |  |  |  | $:$ |  |  |  |  |
|  |  |  |  | $:$ |  |  |  |  |
| 1 | 1 | 1 | 1 |  | 1 | 1 | 1 | 1 |

VLCD=VDD-V5
When EVR doesn't use, set the EVR register to (1,1,1,1,1,1,1,1).

The actual operation starts after following instruction.

| A 0 | $\overline{\mathrm{RD}}$ | $\overline{\mathrm{WR}}$ | $\mathrm{D}_{7}$ | $\mathrm{D}_{6}$ | D 5 | $\mathrm{D}_{4}$ | $\mathrm{D}_{3}$ | $\mathrm{D}_{2}$ | $\mathrm{D}_{1}$ | $\mathrm{D}_{0}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 |

(3-14) End of Sub instruction table mode
"End of sub instruction table mode" instruction switches instruction table from sub to main.
(11)Partial display, (12)n-line inverse drive mode, and (13)EVR are sub instruction sets on the sub instruction table. The instruction of "END of sub instruction mode" must be set after these sub instruction sets. The NJU6678 may occur incorrect operation if any main instructions on the main instruction table are input in mode of sub instruction table.

| A 0 | $\overline{\mathrm{RD}}$ | $\overline{\mathrm{WR}} \overline{\mathrm{W}}$ | D 7 | D 6 | D 5 | D 4 | $\mathrm{D}_{3}$ | $\mathrm{D}_{2}$ | $\mathrm{D}_{1}$ | D 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 0 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 1 |

## (3-15) Bias Select

This instruction decides the value of LCD driving voltage bias ratio.
Especially, the bias shuld be selected for display quality in partial mode.

| A 0 | $\overline{\mathrm{RD}}$ | $\overline{\mathrm{R} / \mathrm{W}}$ |  | $\mathrm{D}_{7}$ | $\mathrm{D}_{6}$ | $\mathrm{D}_{5}$ | $\mathrm{D}_{4}$ | $\mathrm{D}_{3}$ | $\mathrm{D}_{2}$ | $\mathrm{D}_{1}$ | $\mathrm{D}_{0}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 0 | 1 | 0 | 1 | 1 | $\mathrm{~A}_{3}$ | $\mathrm{~A}_{2}$ | $\mathrm{~A}_{1}$ | A 0 |  |


| A 3 | A 2 | A 1 | A 0 | Bias |
| :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | $1 / 4$ |
| 0 | 0 | 0 | 1 | $1 / 5$ |
| 0 | 0 | 1 | 0 | $1 / 6$ |
| 0 | 0 | 1 | 1 | $1 / 7$ |
| 0 | 1 | 0 | 0 | $1 / 8$ |
| 0 | 1 | 0 | 1 | $1 / 9$ |
| 0 | 1 | 1 | 0 | $1 / 10$ |
| 0 | 1 | 1 | 1 | $1 / 11$ |
| 1 | $*$ | $*$ | $*$ | $1 / 12$ |

(3-16) Voltage Booster Circuit Multiple Select
This instruction Selects a voltage boost time.
The multiple must be selected the voltage boost times according to the maximum boost times by the external capacitors connections or less. Especially, the multiple should be selected for display quality and saving operation current in partial display mode.


| Commands |  |  |  | Booster Multiple |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A2 | A1 | A0 | 6-Time External <br> capacitors <br> connections | 5-Time External <br> capacitors <br> connections | 4-Time External <br> capacitors <br> connections | 3-Time External <br> capacitors <br> connections | 2-Time External <br> capacitors <br> connections |  |
| 0 | 0 | 0 | 2-Time |  |  |  |  |  |
| 0 | 0 | 1 | 3-Time | 2-Time |  |  |  |  |
| 0 | 1 | 0 | 4 -Time | 3-Time | 2-Time |  |  |  |
| 0 | 1 | 1 | 5-Time | 4-Time | 3-Time | 2-Time |  |  |
| 1 | $*$ | $*$ | 6-Time | 5-Time | 4-Time | 3-Time | 2-Time |  |

## (3-17) Read Modify Write/End

This instruction sets the Read Modify Write Mode for the column address increment control. In mode of the Read Modify Write, the column address increases "1" automatically when the Display Data Write Instruction is executed, but the address does not change when the Display Data Read Instruction is executed. This status is continued until End instruction execution. When the End instruction ( $D=1$ ) is input, the column address goes back to the start address before the Read Modify Write instruction input. This function reduces the load of MPU for repeating the display data change in the fixed area (ex. cursor blink).
$D=11$ to release the Read Modify Write mode and the column address back to the address where the read modify write mode setting.

| A 0 | $\overline{\mathrm{RD}}$ | $\overline{\mathrm{W} / \mathrm{W}}$ | D 7 | D 6 | D 5 | D 4 | D 3 | D 2 | D 1 | D 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | D |

## D 0 : Read Modify Write On <br> 1 : End

Note) In mode of the Read Modify Write, any instructions except for Column Address Set can execute.

## - Sequence of cursor blink display



## (3-18) Reset

This instruction executes the following initialization.
Initialization
(1) Set the Address (00)H into the Column Address Counter.
(2) Set the Address (00)H into the Display Start Line Register.
(3) Set the page " 0 " into the Page Address Register.
(4) Set 0 to the EVR Register to (FF)H.
(5) Set the All display(1/128 duty)
(6) Set the Bias select(1/12 Bias)
(7) Set the 6-Time Voltage Booster.
(8) Set the n-line inverse register (0)H

In this time, the Display Data RAM is not influenced.

| A0 | RD | $\frac{R / W}{W R}$ | D7 | D6 | D5 | D4 | D3 | D2 | D1 | Do |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 1 | 0 |

The reset signal input to the $\overline{\mathrm{RES}}$ terminal (hardware reset) must be input for the power on initialization. Reset instruction does not perform completely in stead of hardware reset using the $\overline{\mathrm{RES}}$ terminal.
(3-19) Internal Power Supply ON/OFF
This instruction set the condition of internal Power Supply On/Off. Voltage Booster circuits, Voltage Regulator and Voltage Follower operate at On. To operate the voltage booster circuits, the oscillation circuits must be operating.

| A 0 | $\overline{\mathrm{RD}}$ | $\overline{\mathrm{R} / \mathrm{W}}$ |  | D 7 | D 6 | D 5 | D 4 | D 3 | D 2 | D 1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | D |

> D 0 : Internal Power Supply Off
> 1 : Internal Power Supply On

The internal Power Supply must be Off when external power supply using.
*1 The set up period of internal power supply On depends on the step up capacitors, voltage stabilizer capacitors, VDD and VLCD.
Therefore it requires the actual evaluation using the LCD module to get the correct time. (Refer to the (4)(d) Fig.4)

## (3-20) LCD Driving Voltage Set

This instruction controls LCD driving waveform output through the COM/SEG terminals.

| A0 | $\overline{\mathrm{RD}}$ | $\frac{R / W}{W R}$ | D7 | D6 | D5 | D4 | D3 | D2 | D1 | Do |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | D |

> D 0 : LCD driving waveform output Off 1 : LCD driving waveform output On

The NJU6679 contains low power LCD driving voltage generator circuit reducing own operation current. Therefore, it requires the following sequence procedures at power on for the power source stabilized operation.

- LCD driving power supply ON/OFF sequences

The following sequences are required when the power supply is turned On/Off.
When the power supply is turned on again after the turn off (by the power save instruction), the power save release sequence ((3-21) Power Save) is required.

*1 The wait time depends on the $\mathrm{C}_{1}$ to C 9 , Cout capacitors (refer (4) (d)Fig.4), VDD and VLCD voltage. Therefore it requires the actual evaluation using the LCD module to get the correct time. (Refer to the following graph.)


## (3-21) Power Save(Dual Command)

When both of Display Off and Whole Display On are executed, the internal circuits go to the power save mode and the operating current is reduced as some as the stand by current.
The internal status in the Power Save Mode is shown in follows;
(1) Stop the Oscillation Circuits and Internal Power Supply Circuits operation.
(2) Stop the LCD driving. Segment and Common drivers output VDD level.
(3) Keep the display data and operating mode just before the power save mode.
(4) All of LCD driving bias voltage fix to the VDD level.

The power save and its release perform according to the following sequences.

*1 In the power save sequence, the power save mode is started after the second instruction "whole Display ON".
*2 In the power save release sequence, the power save mode is released after the Normal Display instruction (Whole display OFF).

The instruction of display ON is input at any timing after the instruction of normal display in power save release sequence.
*3 Until "LCD driving voltage set to ON" execution, NJU6679 operating current is higher than usual state and all COM/SEG terminals output VdD level continuously.
*4 In case of the external power supply for LCD driving, it should be turned off and made condition like as unconnection or connected to VDD before the power save mode or at the same time. In this time, Vout terminal should be made condition like as disconnection or connected to the lowest voltage of the system (V5 level from the external power supply).

## (3-22) ADC Select

This instruction set the correspondence of column address in the Display Data RAM and segment driver output. (See Fig. 1.) By this instruction, the order of segment output can be changed by the software, and no restriction of the LSI placement against the LCD panel.

| A 0 | $\overline{\mathrm{RD}}$ | $\overline{\mathrm{WR}} \mathrm{W}$ | D 7 | D 6 | D 5 | D 4 | D 3 | D 2 | $\mathrm{D}_{1}$ | D 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | D |

D 0 : Clockwise Output (Normal) 1 : Counterclockwise Output (Inverse)
(4) Internal Power Supply
(a) 6-time voltage booster circuits

6 -time voltage booster circuits connecting five capacitors between $\mathrm{C1}^{+}$and $\mathrm{C1}^{-}, \mathrm{C}^{+}$and $\mathrm{C} 2^{-}, \mathrm{C3}^{+}$and $\mathrm{C}^{-}, \mathrm{C4}^{+}$ and C4, ${ }^{-} 5^{+}$and C5- VSS and Vout boost the voltage of VDD - VSS to negative voltage (VDD Common) and output the boosted voltage from the Vout terminal. It selects one of boost time from 2 to 6 times by external capacitors connection. Furthermore, it also selects one of boost time by "Voltage Booster circuits multiple select" instruction. The boost voltage and the voltage booster circuits are shown in below. Voltage Booster circuits requires the clock signals from internal oscillation circuit, therefore, the oscillation circuits must be operating when voltage boost operation. The boost voltage times are shown in below. When 6-time voltage boost operation, the operation voltage of VDD-VOUT should be less than 18 V .

(b)Voltage Adjust Circuits

The boosted voltage of Vout output from $\mathrm{V}_{5}$ through the voltage adjust circuits for LCD driving. The output voltage of $\mathrm{V}_{5}$ is adjusted by changing the Ra and Rb within the range of $\left|\mathrm{V}_{5}\right|<\mid$ Vout |. The output voltage is calculated by the following formula.

$$
\begin{equation*}
\text { VLCD }=\text { VDD- } 55=(1+R b / R a) \text { VREG } \tag{1}
\end{equation*}
$$



Fig. 3
The voltage of VREG is a standard voltage produced from built-in bleeder resistance. VREG is possible to be fine-adjusted by EVR functions mentioned in (c).
For fine-adjustment of V5, R2 as variable resistor, R1 and R3 as fixed constant should be connected to VDD terminal, VR and $\mathrm{V}_{5}$, as shown in Fig.3.
[ Design example for R1, R2 and R3 / Reference ]

- R1+R2+R3=5M (Determined by the current flown between VDD-V5)
- Variable voltage range by the R2. -6V to -7.5V (VLCD=VDD-V5 --> 9.0V to 10.5V) (Determined by the LCD electrical characteristics)
- VREG=3V(In case of EVR=(FF)H)
- R1, R2 and R3 are calculated by above conditions and the formula of (1) to below;

$$
\mathrm{R} 1=2.0 \mathrm{M} \Omega, \quad \mathrm{R} 2=0.5 \mathrm{M} \Omega, \quad \mathrm{R} 3=2.5 \mathrm{M} \Omega
$$

* If the power supply voltage between VDD and Vss changes, V5 changes too. Therefore the power supply voltage should be stabilized for $\mathrm{V}_{5}$ stable operation.
(c) Contrast Adjustment by the EVR function

The EVR controls voltage of VREG by instruction and changes voltage of V5.
As result, LCD display contrast is adjusted by V5. The EVR selects a voltage of VREG in the following 201 conditions by setting 6bits data into the EVR register.
In case of EVR operation, T1 terminal and T2 require to set couples of value as (L,L),(L,H) and (H,L) excepting for $(\mathrm{H}, \mathrm{H})$ and the internal power supply must turn on by instruction.
(37) H to (4F)H available for use. If keeping 3\% precision set EVR over (4F)H.

| EVR register |  | VREG[V] | VLCD |
| :---: | :---: | :---: | :---: |
| $:$ |  |  | Low |
| (4F)H | $(0,1,0,0,1,1,1,1)$ | $(124 / 300) \times($ VDD-VSS $)$ |  |
| $\vdots$ | $\vdots$ | $\vdots$ | $\vdots$ |
| $\vdots$ | $\vdots$ | $\vdots$ | $\vdots$ |
| (FD)H | $(1,1,1,1,1,1,0,1)$ | $(298 / 300) \times($ VDD-VSs $)$ | $\vdots$ |
| (FE)H | $(1,1,1,1,1,1,1,0)$ | $(299 / 300) \times($ VDD-VSs $)$ | $\vdots$ |
| (FF)H | $(1,1,1,1,1,1,1,1)$ | $(300 / 300) \times($ VDD-VSS $)$ | High |

- Adjustable range of the LCD driving voltage by EVR function

The adjustable range is decided by the power supply voltage VDD and the ratio of external resistors
Ra and Rb .
[ Design example for the adjustable range / Reference ]

- Condition VDD=3.0V, Vss=0V

$$
\mathrm{Ra}=1 \mathrm{M} \Omega, \mathrm{Rb}=4 \mathrm{M} \Omega \quad(\mathrm{Ra}: \mathrm{Rb}=1: 4)
$$

The adjustable range and the step voltage are calculated as follows in the above condition.

In case of setting (4F)H in the EVR register,
VLCD $=((\mathrm{Ra}+\mathrm{Rb}) / \mathrm{Ra})$ VREG
$=(5 / 1) \times[(100 / 300) \times 3.0]$
$=6.2 \mathrm{~V}$

In case of setting (FF)H in the EVR register,
VLCD $=((\mathrm{Ra}+\mathrm{Rb}) / \mathrm{Ra})$ VREG
$=(5 / 1) \times[(300 / 300) \times 3.0]$
$=15.0 \mathrm{~V}$

|  | Min.(4F) H |  | Max.(FF) H |
| :---: | :---: | :---: | :---: |
| Adjustable Range | 6.2 | ---------------- | 15.0 [V] |
| Step Voltagre |  | 50 |  |

* In case of VDD=3V
*) The VLCD operating temperature. Please refer to the following graphs.

```
(conditions) VDD =3V
    Ra=1M\Omega,Rb=4M\Omega(Ra:Rb=1:4)
Five times voltage
```


## VLCD vs. Temperature (Typical Performanœ)


(d) LCD Driving Voltage Generation Circuits

The LCD driving bias voltage of $\mathrm{V}_{1}, \mathrm{~V}_{2}, \mathrm{~V}_{3}, \mathrm{~V}_{4}$ are generated internally by dividing the $\mathrm{V}_{5}$ voltage with the internal bleeder resistance. And it is supplied to the LCD driving circuits after the impedance conversion with voltage follower circuit.
As shown in Fig. 4, Five capacitors are required to connect to each LCD driving voltage terminal for voltage stabilizing. And the value of capacitors C6, C7, C8, C9 and C10 are determined depending on the actual LCD panel display evaluation.

Using the internal Power Supply


Using the external Power Supply


Reference set up value VLCD=VDD-V5 = 9.0 to 10.5 V

| COUT | to 1.0 uF |
| :---: | :---: |
| C1 to C5 | to 1.0 uF |
| C6 to C10 | T.B.D. |
| R1 | $2.0 \mathrm{M} \Omega$ |
| R2 | $0.5 \mathrm{M} \Omega$ |
| R3 | $2.5 \mathrm{M} \Omega$ |

Fig. 4

[^0](5) MPU Interface
(5-1) Interface type selection
NJU6679 interfaces with MPU by 8-bit bidirectional data bus (D7 to Do) or serial (SI:D7). The 8 bit parallel or serial interface is determined by a condition of the P/S terminal connecting to " H " or "L" level as shown in Table 5. In case of the serial interface, status and RAM data read out operation is impossible.

Table 5

| P/S | Type | $\overline{\mathrm{CS}}$ | A 0 | $\overline{\mathrm{RD}}$ | $\overline{\mathrm{WR}}$ | SEL68 | D 7 | D 6 | D 0 to D5 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| H | Parallel | $\overline{\mathrm{CS}}$ | A 0 | $\overline{\mathrm{RD}}$ | $\overline{\mathrm{WR}}$ | SEL68 | D 7 | D 6 | D 0 to D5 |
| L | Serial | $\overline{\mathrm{CS}}$ | A 0 | - | - | - | SI | SCL | $\mathrm{Hi}-\mathrm{Z}$ |

## (5-2) Parallel Interface

The NJU6679 interfaces to 68 or 80 type MPU directly when the parallel interface ( $\mathrm{P} / \mathrm{S}=\mathrm{F}^{\mathrm{H}} \mathrm{H}$ ") is selected. 68 type MPU or 80 is determined by the condition of SEL68 terminal connecting to " H " or "L" as shown in table 6.

Table 6

| SEL68 | Type | $\overline{\mathrm{CS}}$ | A0 | $\overline{\mathrm{RD}}$ | $\overline{\mathrm{WR}}$ | D0 to D7 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| H | 68 type MPU | $\overline{\mathrm{CS}}$ | A0 | E | $\mathrm{R} / \mathrm{W}$ | D 0 to D7 |
| L | 80 type MPU | $\overline{\mathrm{CS}}$ | A0 | $\overline{\mathrm{RD}}$ | $\overline{\mathrm{WR}}$ | D 0 to D7 |

(5-3) Discrimination of Data Bus Signal
The NJU6679 discriminates the mean of signal on the data bus by the combination of A0, E, R/W, and $(\overline{\mathrm{RD}}, \overline{\mathrm{WR}})$ signals as shown in Table 7.

Table 7

| Common | 68 type | 80 type |  | Function |
| :---: | :---: | :---: | :---: | :--- |
| A 0 | $\mathrm{R} / \mathrm{W}$ | $\overline{\mathrm{RD}}$ | $\overline{\mathrm{WR}}$ |  |
| 1 | 1 | 0 | 1 | Read Display Data |
| 1 | 0 | 1 | 0 | Write Display Data |
| 0 | 1 | 0 | 1 | Status Read |
| 0 | 0 | 1 | 0 | Write into the Register(Instruction) |

(5-4) Serial Interface.(P/S="L")
Serial interface circuits consist of 8 bits shift register and 3 bits counter. SI and SCL input are activated when the chip select terminal $\overline{\mathrm{CS}}$ set to "L"and P/S terminal set to "L". The 8 bits shift register and 3 bits counter are reset to the initial condition when the chip is not selected. The data input from SI terminal is MSB first like as the order of D7,D6,--- Do, and the data are entered into the shift register synchronizing with the rise edge of the serial clock SCL. The data in the shift register are converted to parallel data at the 8th serial clock rise edge input. Discrimination of the display data or instruction of the serial input data is executed by the condition of $A 0$ at the 8 th serial clock rise edge. $A 0=" H$ " is display data and $A 0=" L "$ is instruction. When RES terminal becomes "L" or CS terminal becomes "H" before 8th serial clock rise edge, NJU6679 recognizes them as a instruction data incorrectly. Therefore a unit of serial data must be structured by 8 -bit. The time chart for the serial interface is shown in Fig. 5. To avoid the noise trouble, the short wiring is required for the SCL input.

Note) The read out function, such as the status or RAM data read out, is not supported in this serial interface


Fig. 5

## (5-5) Access to the Display Data RAM and Internal Register.

The NJU6679 is operating as one of pipe-line processor by the bus-holder connecting to the internal data bus to adjust the operation frequency between MPU and the Display Data RAM or Internal Register.
For example, when the MPU reads out the data from the Display Data RAM, the read out data in the data read cycle (dummy read) is held in the bus-holder, then it is read out from the bus-holder to the system bus at the next data read cycle. When the MPU writes the data into the Display Data RAM, the data is held in the busholder, then it is written into the Display Data RAM by the next data write cycle.
Therefore high speed data transmission between MPU and NJU6679 is available because of it is not limited by the $t_{A c c}$ and tos as display data RAM access time and is limited by the system cycle time (R) or (W).
If the cycle time is not be kept in the MPU operation, NOP should be inserted to the system instead of the waiting operation.
The read out operation does not read out the data in the pointed address just after the address set operation.
And second read out operation can read out the data correctly from the pointed address.
Therefore, one dummy read operation is required after address setting or write cycle as shown in FIG. 6.

- Write Operation

- Read Operation

MPU $\overline{\text { WR }}$
$\overline{R D}$

DATA


Fig. 6
(5-6) Chip Select
$\overline{\mathrm{CS}}$ is Chip Select terminal. In case of $\overline{\mathrm{CS}}=$ "L", the interface with MPU is available. In case of $\overline{\mathrm{CS}}=$ "H", the Do to $D_{7}$ are high impedance and $A 0, \overline{R D}, \overline{W R}, D_{7}(S I)$ and $\mathrm{D}_{6}(\mathrm{SCL})$ inputs are ignored. If the serial interface is selected when $\overline{\mathrm{CS}}=$ " H ", the shift register and the counter are reset. However, the reset is always operated in any conditions of $\overline{\mathrm{CS}}$.

ABSOLUTE MAXIMUM RATINGS
$\left(\mathrm{Ta}=25^{\circ} \mathrm{C}\right)$

| P A R A M E T E R | SYMBOL | R A T I N G S | UNIT |
| :--- | :---: | :---: | :---: |
| Supply Voltage (1) | VDD | -0.3 to +5.0 | V |
| Supply Voltage (2) | V 5 | $\mathrm{VDD}-18.0$ to VDD +0.3 | V |
| Supply Voltage (3) | V 1 to V 4 | $\mathrm{~V}_{5}$ to VDD +0.3 | V |
| Input Voltage | VIN | -0.3 to VDD +0.3 | V |
| Operating Temperature | Topr | -30 to +80 | ${ }^{\circ} \mathrm{C}$ |
| Storage Temperature | Tstg | -55 to +125 (Chip) | C |
|  |  | -55 to +100 (TCP) |  |

Note 1) If the LSI are used on condition above the absolute maximum ratings, the LSI may be destroyed. Using the LSI within electrical characteristics is strongly recommended for normal operation. Use beyond the electric characteristics conditions will cause malfunction and poor reliability.
Note 2) All voltage values are specified as VSS $=0 \mathrm{~V}$.
Note 3) The relation : VDD $\geqq \mathrm{V}_{1} \geqq \mathrm{~V} 2 \geqq \mathrm{~V} 3 \geqq \mathrm{~V}_{4} \geqq \mathrm{~V}_{5}$; VDD > VSS $\geqq$ Vout must be maintained.
Note 4) Decoupling capacitor should be connected between VDD and VSS due to the stabilized operation for the voltage converter.

- ELECTRICAL CHARACTERISTICS (1)
(VDD=2.7V to 3.3 V , $\mathrm{VSS}=0 \mathrm{~V}$, $\mathrm{Ta}=-30$ to $+80^{\circ} \mathrm{C}$ )

| P A R M E T E |  | SYMBOL | CON | NDITIONS | MIN. | TYP. | MAX. | UNIT | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Operating Voltage(1) |  | Vdd |  |  | 2.4 |  | 3.6 | V | 5 |
| OperatingVoltage(2) |  | V5 |  |  | VDD-18.0 |  | VDD-6.0 | V |  |
|  |  | $\mathrm{V}_{1}, \mathrm{~V}_{2}$ | $\mathrm{VLCD}=\mathrm{VDD}-\mathrm{V}_{5}$ |  | VDD-0.5VLCD |  | VDD |  |  |
|  |  | $\mathrm{V}_{3}, \mathrm{~V}_{4}$ |  |  | V5 |  | VDD-0.5VLCD |  |  |
| Input Voltage | High Level | VIHC1 | D0...D7,A0, CS,RES,RD,WR,SEL68, P/S Terminals |  | 0.8VdD |  | VDD | V |  |
|  | Low Level | VILC1 |  |  | Vss |  | 0.2VDD | V |  |
| Output Voltage | High Level | VohC11 | $\begin{array}{\|l\|} \hline \text { Do...D7 } \\ \quad \text { Terminals } \end{array}$ | $1 \mathrm{OH}=-0.5 \mathrm{~mA}$ | 0.8 VdD |  | VDD | V |  |
|  | Low Level | Volci1 |  | $\mathrm{loL}=0.5 \mathrm{~mA}$ | Vss |  | 0.2VDD | V |  |
| Input Leakage <br> Current |  | ILIO | All Input terminals |  | -1.0 |  | 1.0 | uA | 6 |
| Driver On-resistance |  | Ron1 | $\mathrm{Ta}=25^{\circ} \mathrm{C}$ | $\mathrm{VLCD}=15.0 \mathrm{~V}$ |  | 2.0 | 3.0 | kW | 7 |
|  |  | Ron2 |  | $\mathrm{VLCD}=8.0 \mathrm{~V}$ |  | 3.0 | 4.5 |  |  |
| Stand-by Current |  | IDDQ | during Power save Mode |  |  | T.B.D. | T.B.D. | uA | 8 |
| Operating Current |  | IDD12 | Display VLCD $=15.0 \mathrm{~V}$ |  |  | T.B.D. | T.B.D. | uA |  |
|  |  | IDD21 | Accessing f $\mathrm{CYC}=200 \mathrm{kHz}$ |  |  | T.B.D. | T.B.D. |  | 9 |


| PARAMETER |  | SYMBOL | C ONDITIONS | MIN | TYP | MAX | UNIT | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input Terminal Capacitance |  | CIN | A0,CS,RES,RD,WR,SEL68, P/S,T1,T2,Do...D7 <br> $\mathrm{Ta}=25^{\circ} \mathrm{C}$ |  | 10 |  | pF |  |
| Oscillation Frequency |  | fosc | $\mathrm{Ta}=25^{\circ} \mathrm{C}$ |  | T.B.D. |  | kHz |  |
| Voltage Booster | Output Volt. | Vout1 | Vss-Vout, 6-time voltage booster, VDD=3V | VDd-15.0 |  | Vdd-15.5 | V |  |
|  | On-resistance | DC/DC | VDD=3V;CoUT=4.7uF 6-time voltage booster |  | 2000 | 4000 | $\Omega$ |  |
|  | Adjustment range of LCD Driving Volt. | Vout2 | Voltage Booster Circuit "OFF" | VDd-18.0V |  | VDD-6.0V | V | 10 |
|  | Voltage Follower | V5 | Voltage Adjustment Circuit "OFF" | VDd-18.0V |  | VDD-6.0V | V |  |
|  | Operating Current | IOUT1 | VDD=3V, VLCD=12V COM/SEG Terminals Open No Access Display Checkered pattern |  | T.B.D. | T.B.D. | uA | 11 |
|  |  | IOUT2 |  |  | T.B.D. | T.B.D. |  |  |
|  |  | lout3 |  |  | T.B.D. | T.B.D. |  |  |
|  | Voltage Reg. | VREG\% | VDD $=3 \mathrm{~V}, \mathrm{Ta}=25^{\circ} \mathrm{C}$, Vreg $=4 \mathrm{~F}$ to FFH |  |  | T.B.D. | \% | 12 |

Note 5) NJU6679 can operate wide operating range, but it is not guarantee immediate voltage changing during the accessing of the MPU.
Note 6) Apply to the High-impedance state of the Do to D7 terminals.
Note 7) RoN is the resistance values between power supply terminals $\left(\mathrm{V}_{1}, \mathrm{~V}_{2}, \mathrm{~V}_{3}, \mathrm{~V}_{4}\right.$ ) and each output terminals of common and segment supplied by 0.1 V . This is specified within the range of supply voltage (2).
Note $8,9,11$ ) Apply to current after "LCD Driving Voltage Set".
Note 8) Apply to the external display clock operation in no access from the MPU and no use internal power supply circuits.
Note 9) Apply to the condition of cyclic (tcyc) inverted data input continuously in no use internal power supply circuits. The operating current during the accessing is proportionate to the access frequency. In the no accessing period, it is as same as IDD1X.
Note 10) LCD driving voltage $\mathrm{V}_{5}$ can be adjusted within the voltage follower operating range.
Note 11) Each operating current of voltage supply circuits block is specified under below table conditions.

| SYMBOL | Status |  | Operating Condition |  |  |  | $\begin{array}{c}\text { External } \\$\end{array} |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | T 1 | $\mathrm{~T}_{2}$ | $\begin{array}{c}\text { Internal } \\ \text { Oscillator }\end{array}$ | $\begin{array}{c}\text { Voltage } \\ \text { Booster }\end{array}$ | $\begin{array}{c}\text { Voltage } \\ \text { Adjustment }\end{array}$ | $\begin{array}{c}\text { Voltage } \\ \text { Follower }\end{array}$ |  |
| (Input Terminal) |  |  |  |  |  |  |  |$)$

(* = Don’t Care)

Note 12) Apply to the precision of the voltage between VDD and $\mathrm{V}_{5}$ with EVR function.

MEASUREMENT BLOCK DIAGRAM


- ELECTRICAL CHARACTERISTICS (2)
(VDD=2.7V to 3.3V, VSS $=0 \mathrm{~V}, \mathrm{Ta}=-30$ to $+80^{\circ} \mathrm{C}$ )

| P A R A M E T E R | SYMBOL | C O N D I T I O N S | MIN | TYP | MAX | UNIT | Note |
| :--- | :---: | :--- | :---: | :---: | :---: | :---: | :---: |
| Reset time | tR | $\overline{\mathrm{RES}}$ Terminal | 1.0 |  |  | us | 13 |
| Reset "L" Level Pulse |  |  |  |  |  |  |  |
| Width | tRW | $\overline{\text { RES Terminal }}$ | 10 |  |  | us | 14 |

Note 13) Specified from the rising edge of $\overline{R E S}$ to finish the internal circuit reset.
Note 14) Specified minimum pulse width of $\overline{R E S}$ signal. Over than tRW "L" input should be required for correct reset operation.

BUS TIMING CHARACTERISTICS

- Read/Write operation sequence (80 Type MPU)

( $\mathrm{VDD}=2.7 \mathrm{~V}$ to $3.3 \mathrm{~V}, \mathrm{Ta}=-30$ to $+80^{\circ} \mathrm{C}$ )

| P A R A M E T ER |  | $\underset{\mathrm{L}}{\mathrm{SYMBO}}$ | MIN . | TYP. | MAX. | $\begin{gathered} \hline \text { CONDITIO- } \\ N \end{gathered}$ | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Address Hold Time | $\mathrm{A} 0, \overline{\mathrm{CS}}$ <br> Terminals | tAH8 |  | 10 |  |  | ns |
| Address Set Up Time |  | tAW8 |  | 0 |  |  | ns |
| System Cycle Time | WR, RD <br> Terminals | tc YC 8 <br> (W) |  | 220 |  |  | ns |
|  |  | tc YC8 (R) |  | 350 |  |  | ns |
| Control Pulse Width |  | $\operatorname{tccl}(\mathrm{W})$ |  | 50 |  |  | ns |
|  |  | tc cl(R) |  | 200 |  |  | ns |
|  |  | tcch |  | 160 |  |  | ns |
| Data Set Up Time | Do to D7 Terminals | tDS8 |  | 35 |  |  | ns |
| $\begin{array}{\|l} \hline \text { Data Hold Time } \\ \hline \text { R円 Access Time } \\ \hline \end{array}$ |  | tD 88 |  | 15 |  |  | ns |
|  |  | tacc8 |  | 120 |  | $\mathrm{CL}=100 \mathrm{pF}$ | ns |
| Output Disable Time |  | tch8 |  | 15 |  |  | ns |
| Rise Time, Fall Time | CS, WR, <br> RD,A0, Do <br> to D7 <br> Terminals | tr,tf |  | 15 |  |  | ns |

Note 15) Rise time (tr) and fall time (tr) of input signal should be less than 15 ns .
Note 16) Each timing is specified based on $0.2 x \mathrm{VDD}$ and 0.8 xVDD .

## - Read/Write operation sequence (68 Type MPU)




Note 17) tcyc6 indicates the E signal cycle during the $\overline{\mathrm{CS}}$ activation period. The System Cycle Time must be required after $\overline{\mathrm{CS}}$ becomes active.
Note 18) Rise time (tr) and fall time (tif) of input signal should be less than 15 ns .
Note 19) Each timing is specified based on $0.2 x$ VDD and $0.8 x$ VDD.

- Write operation sequence (Serial Interface)

(VDD=2.7V to $3.3 \mathrm{~V}, \mathrm{Ta}=-30$ to $+80^{\circ} \mathrm{C}$ )

| PARAMETER |  | SYMBOL | MIN. | TYP. | MAX. | CONDITION | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Serial Clock cycle | SCL Terminal | tscyc |  | 60 |  |  | ns |
| SCL "H" pulse width |  | tshw |  | 30 |  |  | ns |
| SCL "L" pulse width |  | tSLW |  | 30 |  |  | ns |
| Address Set Up Time | A0 Terminal | tSAS |  | 0 |  |  | ns |
| Address Hold Time |  | tSAH |  | 150 |  |  | ns |
| Data Set Up Time | SI Terminal | tSDS |  | 25 |  |  | ns |
| Data Hold Time |  | tSDH |  | 10 |  |  | ns |
| $\overline{\text { CS-SCL Time }}$ | $\overline{\mathrm{CS}}$ Terminal | tcss |  | 10 |  |  | ns |
|  |  | tcsi |  | 300 |  |  | ns |
| Rise Time, Fall Time | $\begin{gathered} \hline \mathrm{SCL}, \mathrm{AO}, \\ \overline{\mathrm{CS}}, \mathrm{SI} \\ \text { Terminals } \end{gathered}$ | tr,tf |  | 15 |  |  | ns |

Note 20) Rise time (tr) and fall time (tf) of input signal should be less than 15 ns .
Note 21) Each timing is specified based on $0.2 x$ VDD and $0.8 x$ VDD.
Note 22) In case of instruction set continuously, it is required to wait more than 450 ns between the instruction and next as follows.


- LCD DRIVING WAVEFORM


Fig. 7

## APPLICATION CIRCUIT

- Microprocessor Interface Example

The NJU6679 interfaces to 80 type or 68 type MPU directly.
And the serial interface also communicate with MPU.

NJU6679

## BOTTOM VIEW

## CAUTION

The specifications on this databook are only given for information, without any guarantee as regards either mistakes or omissions. The application circuits in this databook are described only to show representative usages of the product and not intended for the guarantee or permission of any right including the industrial rights.


[^0]:    *1 Short wiring or sealed wiring to the VR terminal is required due to the high impedance of VR terminal.
    *2 Following connection of Vout is required when external power supply using.

    $$
    \begin{aligned}
    & \text { When Vss }>V_{5}-- \text { Vout }=V_{5} \\
    & \text { When Vss } \leqq V_{5}-- \text { Vout }=\text { Vss }
    \end{aligned}
    $$

