

## **PRELIMINARY**

# 128-common x 132-segment BIT MAP LCD DRIVER

#### **■** GENERAL DESCRIPTION

The NJU6679 is a bit map LCD driver to display graphics or characters. It contains 25,344 bits display data RAM, microprocessor interface circuits, instruction decoder, 132-segment and 128-common drivers.

The bit image display data is transferred to the display data RAM by serial or 8-bit parallel interface.

The NJU6679 displays 128 x 132 dots graphics or 8-character 8-line by 16 x 16 dots character.

It oscillates by built-in OSC circuit without any external components. Furthermore, the NJU6679 features Partial Display Function which creates up to 2 blocks of active display area and optimizes duty cycle ratio. This function sets optimum boosted voltage by the combination with both of programmable 6-time voltage booster circuit and 201-step electrical variable resistor. As result, it reduces the operating current.

The operating voltage from 2.4V to 3.6V and low operating current are useful for small size battery operating items.

#### **■** FEATURES

- Direct Correspondence between Display Data RAM and LCD Pixel
- Display Data RAM 25,344 bits (1.5 times over than display size)
- 236 LCD Drivers 128-common and 132-segment
- Direct Microprocessor Interface for both of 68 and 80 type MPU
- Serial Interface
- Partial Display Function

(2 blocks of active display area and automatic duty cycle ratio selection)

- Easy Vertical Scroll by the variable start line address and over size display data RAM
- Programmable Bias selection; 1/4,1/5,1/6,1/7,1/8,1/9,1/10,1/11,1/12 bias
- Common Driver Order Assignment by mask option

Version	Co to C127(Pin name)
NJU6679A	Como to Com127
NJU6679B	Com127 to Com0

Useful Instruction Set

Display Data Read/Write, Display ON/OFF Cont, Inverse Display, Page Address Set, Display Start Line Set, Partial Display, Bias Select, Column Address Set, Status Read, All On/Off, Voltage Booster Circuits Multiple Select(Maximum 6-time), n-Line Inverse, Read Modify Write, Power Saving, ADC Select, etc.

- Power Supply Circuits for LCD; Programmable Voltage Booster Circuits(6-time Maximum), Regulator, Voltage Follower x 4
- Precision Electrical Variable Resistance
- Low Power Consumption
- Operating Voltage --- 2.4V to 3.6V
- LCD Driving Voltage --- 6.0V to 18V
- Package Outline --- COF / TCP / Bumped Chip

C-MOS Technology


■ PACKAGE OUTLINE



JUL.10.2000 Ver. 2.1



#### ■ PAD LOCATION



: X=0um,Y=0um

Chip Center Chip Size : X=10.31mm,Y=3.13mm

Chip Thickness : 675um + 30um : 45um x 83um : 60um(Min) **Bump Size** Pad pitch Bump Height : 15um TYP. Bump Material : Au



## **■** TERMINAL DESCRIPTION

Chip Size 10.31 x 3.13mm (Chip Center X=0um,Y=0um)

PAD No.	Terminal	X= um	Y= um
1	DUMMY0	-4884	-1405
2	DUMMY1	-4132	-1405
3	DUMMY2	-4062	-1405
4	DUMMY3	-3992	-1405
5	DUMMY4	-3922	-1405
6	DUMMY5	-3852	-1405
7	DUMMY6	-3782	-1405
8	DUMMY7	-3712	-1405
9	DUMMY8	-3642	-1405
10	DUMMY9	-3572	-1405
11	DUMMY10	-3502	-1405
12	DUMMY11	-3432	-1405
13	V <sub>DD</sub>	-3270	-1405
14	P/S	-3104	-1405
15	SEL86	-2884	-1405
16	RES	-2648	-1405
17	Vss	-2490	-1405
18	T <sub>2</sub>	-2333	-1405
19	<b>T</b> 1	-2098	-1405
20	OSC <sub>1</sub>	-1877	-1405
21	OSC <sub>2</sub>	-1641	-1405
22	CS	-1420	-1405
23	A0	-1184	-1405
24	WR	-954	-1405
25	RD	-717	-1405
26	D <sub>0</sub>	-481	-1405
27	D <sub>1</sub>	-260	-1405
28	D <sub>2</sub>	-40	-1405
29	Dз	180	-1405
30	D4	400	-1405
31	D <sub>5</sub>	621	-1405
32	D6(SCL)	841	-1405
33	D7(SI)	1061	-1405
34	Vss	1222	-1405
35	Vout	1398	-1405
36	C5+	1468	-1405
37	C5 <sup>-</sup>	1538	-1405
38	C4+	1608	-1405
39	C4 <sup>-</sup>	1678	-1405
40	C3+	1748	-1405
41	C3 <sup>-</sup>	1818	-1405
42	C2+	1888	-1405
43	C2 <sup>-</sup>	1958	-1405
44	C1 <sup>+</sup>	2028	-1405
45	C1 <sup>-</sup>	2098	-1405
46	V <sub>DD</sub>	2168	-1405
47	VR	2327	-1405
48	V <sub>5</sub>	2582	-1405
49	V4	2652	-1405
50	Vз	2722	-1405

PAD No.	Terminal	X= um	Y= um
51	V <sub>2</sub>	2792	-1405
52	V <sub>1</sub>	2862	-1405
53	Vdd	2932	-1405
54	DUMMY12	3315	-1405
55	DUMMY13	3385	-1405
56	DUMMY14	3455	-1405
57	DUMMY15	3525	-1405
58	DUMMY16	3595	-1405
59	DUMMY17	3665	-1405
60	DUMMY18	3735	-1405
61	DUMMY19	4884	-1405
62	Co	4995	-1416
63	C <sub>1</sub>	4995	-1356
64	C <sub>2</sub>	4995	-1296
65	Сз	4995	-1236
66	C <sub>4</sub>	4995	-1176
67	C <sub>5</sub>	4995	-1116
68	C <sub>6</sub>	4995	-1056
69	<b>C</b> 7	4995	-996
70	C <sub>8</sub>	4995	-936
71	<b>C</b> 9	4995	-876
72	C <sub>10</sub>	4995	-816
73	C <sub>11</sub>	4995	-756
74	C <sub>12</sub>	4995	-696
75	C13	4995	-636
76	C <sub>14</sub>	4995	-576
77	C <sub>15</sub>	4995	-516
78	C <sub>16</sub>	4995	-456
79	C17	4995	-396
80	C <sub>18</sub>	4995	-336
81	C <sub>19</sub>	4995	-276
82	C <sub>20</sub>	4995	-216
83	C <sub>21</sub>	4995	-156
84	C22	4995	-96
85	C23	4995	-36
86	C <sub>24</sub>	4995	24
87	C <sub>25</sub>	4995	84
88	C <sub>26</sub>	4995	144
89	C <sub>27</sub>	4995	204
90	C <sub>28</sub>	4995	264
91	C <sub>29</sub>	4995	324
92	C30	4995	384
93	C31	4995	444
94	C32	4995	504
95	C33	4995	564
96	C34	4995	624
97	C35	4995	684
98	C36	4995	744
99	C37	4995	804
100	C38	4995	864
	-		



PAD No.	Terminal	X= um	Y= um
101	<b>C</b> 39	4995	924
102	C40	4995	984
103	C41	4995	1044
104	C42	4995	1104
105	C43	4995	1164
106	C44	4995	1224
107	C <sub>45</sub>	4995	1284
108	C46	5010	1405
109	C47	4950	1405
110	C48	4890	1405
111	C <sub>49</sub>	4830	1405
112	C50	4770	1405
113	C <sub>51</sub>	4710	1405
114	C52	4650	1405
115	C53	4590	1405
116	C54	4530	1405
117	C55	4470	1405
118	C <sub>56</sub>	4410	1405
119	C57	4350	1405
120	C58	4290	1405
121	C59	4230	1405
122	C60	4170	1405
123	C <sub>61</sub>	4110	1405
124	C <sub>62</sub>	4050	1405
125	C63	3990	1405
126	S <sub>0</sub>	3930	1405
127	S <sub>1</sub>	3870	1405
128	S <sub>2</sub>	3810	1405
129	S <sub>3</sub>	3750	1405
130	S <sub>4</sub>	3690	1405
131	S <sub>5</sub>	3630	1405
132	S <sub>6</sub>	3570	1405
133	S <sub>7</sub>	3510	1405
134	S <sub>8</sub>	3450	1405
135	S <sub>9</sub>	3390	1405
136	S <sub>10</sub>	3330	1405
137	S <sub>11</sub>	3270	1405
138	S <sub>12</sub>	3210	1405
139	<b>S</b> 13	3150	1405
140	S14	3090	1405
141	<b>S</b> 15	3030	1405
142	S <sub>16</sub>	2970	1405
143	S17	2910	1405
144	S <sub>18</sub>	2850	1405
145	<b>S</b> 19	2790	1405
146	S <sub>20</sub>	2730	1405
147	S <sub>21</sub>	2670	1405
148	S <sub>22</sub>	2610	1405
149	S <sub>23</sub>	2550	1405
150	S <sub>24</sub>	2490	1405

PAD No.	Terminal	X= um	Y= um
151	<b>S</b> 25	2430	1405
152	<b>S</b> 26	2370	1405
153	S <sub>27</sub>	2310	1405
154	<b>S</b> 28	2250	1405
155	<b>S</b> 29	2190	1405
156	<b>S</b> 30	2130	1405
157	<b>S</b> 31	2070	1405
158	<b>S</b> 32	2010	1405
159	<b>S</b> 33	1950	1405
160	<b>S</b> 34	1890	1405
161	<b>S</b> 35	1830	1405
162	S36	1770	1405
163	S37	1710	1405
164	S38	1650	1405
165	<b>S</b> 39	1590	1405
166	S40	1530	1405
167	S41	1470	1405
168	S <sub>42</sub>	1410	1405
169	S <sub>43</sub>	1350	1405
170	S44	1290	1405
171	<b>S</b> 45	1230	1405
172	S46	1170	1405
173	S47	1110	1405
174	S48	1050	1405
175	<b>S</b> 49	990	1405
176	<b>S</b> 50	930	1405
177	S <sub>51</sub>	870	1405
178	<b>S</b> 52	810	1405
179	<b>S</b> 53	750	1405
180	<b>S</b> 54	690	1405
181	<b>S</b> 55	630	1405
182	<b>S</b> 56	570	1405
183	<b>S</b> 57	510	1405
184	S <sub>58</sub>	450	1405
185	<b>S</b> 59	390	1405
186	<b>S</b> 60	330	1405
187	S <sub>61</sub>	270	1405
188	<b>S</b> 62	210	1405
189	<b>S</b> 63	150	1405
190	<b>S</b> 64	90	1405
191	<b>S</b> 65	30	1405
192	<b>S</b> 66	-30	1405
193	<b>S</b> 67	-90	1405
194	<b>S</b> 68	-150	1405
195	<b>S</b> 69	-210	1405
196	<b>S</b> 70	-270	1405
197	S71	-330	1405
198	<b>S</b> 72	-390	1405
199	<b>S</b> 73	-450	1405
200	<b>S</b> 74	-510	1405



PAD No.	Terminal	X= um	Y= um
201	<b>S</b> 75	-570	1405
202	S <sub>76</sub>	-630	1405
203	S77	-690	1405
204	S <sub>78</sub>	-750	1405
205	<b>S</b> 79	-810	1405
206	<b>S</b> 80	-870	1405
207	S <sub>81</sub>	-930	1405
208	S <sub>82</sub>	-990	1405
209	S83	-1050	1405
210	S <sub>84</sub>	-1110	1405
211	S <sub>85</sub>	-1170	1405
212	S <sub>86</sub>	-1230	1405
213	S87	-1290	1405
214	S88	-1350	1405
215	<b>S</b> 89	-1410	1405
216	S90	-1470	1405
217	<b>S</b> 91	-1530	1405
218	<b>S</b> 92	-1590	1405
219	<b>S</b> 93	-1650	1405
220	<b>S</b> 94	-1710	1405
221	<b>S</b> 95	-1770	1405
222	S <sub>96</sub>	-1830	1405
223	<b>S</b> 97	-1890	1405
224	S <sub>98</sub>	-1950	1405
225	<b>S</b> 99	-2010	1405
226	S <sub>100</sub>	-2070	1405
227	S <sub>101</sub>	-2130	1405
228	S <sub>102</sub>	-2190	1405
229	S <sub>103</sub>	-2250	1405
230	<b>S</b> 104	-2310	1405
231	S <sub>105</sub>	-2370	1405
232	<b>S</b> 106	-2430	1405
233	S <sub>107</sub>	-2490	1405
234	S <sub>108</sub>	-2550	1405
235	<b>S</b> 109	-2610	1405
236	<b>S</b> 110	-2670	1405
237	S111	-2730	1405
238	<b>S</b> 112	-2790	1405
239	<b>S</b> 113	-2850	1405
240	S114	-2910	1405
241	<b>S</b> 115	-2970	1405
242	S <sub>116</sub>	-3030	1405
243	S117	-3090	1405
244	S <sub>118</sub>	-3150	1405
245	<b>S</b> 119	-3210	1405
246	S120	-3270	1405
247	S 121	-3330	1405
248	S <sub>122</sub>	-3390	1405
249	S123	-3450	1405
250	S <sub>124</sub>	-3510	1405


PAD No.	Terminal	X= um	Y= um
251	S <sub>125</sub>	-3570	1405
252	S125	-3630	1405
253	S126	-3690	1405
254	S <sub>128</sub>	-3750	1405
255	S <sub>128</sub>	-3810	1405
256	S <sub>130</sub>	-3870	1405
257	S131	-3930	1405
258	C <sub>127</sub>	-3990	1405
259	C <sub>126</sub>	-4050	1405
260	C <sub>125</sub>	-4110	1405
261	C <sub>124</sub>	-4170	1405
262	C <sub>123</sub>	-4230	1405
263	C <sub>123</sub>	-4290	1405
264	C <sub>121</sub>	-4350	1405
265	C <sub>120</sub>	-4410	1405
266	C <sub>120</sub>	-4470	1405
267	C <sub>118</sub>	-4530	1405
268	C117	-4590	1405
269	C <sub>116</sub>	-4650	1405
270	C <sub>115</sub>	-4710	1405
271	C114	-4770	1405
272	C <sub>113</sub>	-4830	1405
273	C113	-4890	1405
274	C112	-4950	1405
275	C <sub>110</sub>	-5010	1405
276	C110	-4995	1284
277	C <sub>108</sub>	-4995	1224
278	C <sub>107</sub>	-4995	1164
279	C <sub>106</sub>	-4995	1104
280	C <sub>105</sub>	-4995	1044
281	C <sub>104</sub>	-4995	984
282	C <sub>103</sub>	-4995	924
283	C <sub>102</sub>	-4995	864
284	C <sub>101</sub>	-4995	804
285	C <sub>100</sub>	-4995	744
286	C99	-4995	684
287	C98	-4995	624
288	C97	-4995	564
289	C96	-4995	504
290	C <sub>95</sub>	-4995	444
291	C94	-4995	384
292	C93	-4995	324
293	C92	-4995	264
294	C <sub>91</sub>	-4995	204
295	<b>C</b> 90	-4995	144
296	C89	-4995	84
297	C88	-4995	24
298	C87	-4995	-36
299	C86	-4995	-96
300	C85	-4995	-156



PAD No.	Terminal	X= um	Y= um
301	C84	-4995	-216
302	C83	-4995	-276
303	C82	-4995	-336
304	C <sub>81</sub>	-4995	-396
305	C80	-4995	-456
306	C79	-4995	-516
307	C78	-4995	-576
308	C77	-4995	-636
309	C <sub>76</sub>	-4995	-696
310	<b>C</b> 75	-4995	-756
311	C74	-4995	-816
312	C <sub>73</sub>	-4995	-876
313	C <sub>72</sub>	-4995	-936
314	C <sub>71</sub>	-4995	-996
315	C <sub>70</sub>	-4995	-1056
316	C69	-4995	-1116
317	C <sub>68</sub>	-4995	-1176
318	C <sub>67</sub>	-4995	-1236
319	C66	-4995	-1296
320	C <sub>65</sub>	-4995	-1356
321	C <sub>64</sub>	-4995	-1416



## ■ BLOCK DIAGRAM





## ■ TERMINAL DESCRIPTION

No.	Symbol	VO			Functio	n					
1,40	Vdd	Power	VDD=+3V	VDD=+3V							
5,22	Vss	GND	/ss=0V								
39 38 37 36 35	V1 V2 V3 V4 V5		LCD Driving Volta not used, supply of relation. VDD≥V1≥V2 When the internal	CD Driving Voltage Supplying Terminal. When the internal voltage of used, supply each level of LCD driving voltage from outside with elation.  VDD≥V1≥V2≥V3≥V4≥V5 /hen the internal power supply is on, the internal circuits generate a ellowing LCD bias voltage from V1 to V4 terminals.							
			Bias	V1	V2	V3	V4				
			1/4Bias	V5+3/4VLCD	V5+2/4VLCD	V5+2/4VLCD	V5+1/4VLCD				
			1/5Bias	V5+4/5VLCD	V5+3/5VLCD	V5+2/5VLCD	V5+1/5VLCD				
			1/6Bias	V5+5/6VLCD	V5+4/6VLCD	V5+2/6VLCD	V5+1/6VLCD				
			1/7Bias	V5+6/7VLCD	V5+5/7VLCD	V5+2/7VLCD	V5+1/7VLCD				
			1/8Bias	V5+7/8VLCD	V5+6/8VLCD	V5+2/8VLCD	V5+1/8VLCD				
			1/9Bias	V5+8/9VLCD	V5+7/9VLCD	V5+2/9VLCD	V5+1/9VLCD				
			1/10Bias	V5+9/10VLCD	V5+8/10VLCD	V5+2/10VLCD	V5+1/10VLCD				
			1/11Bias	V5+10/11VLCD	V5+9/11VLCD	V5+2/11VLCD	V5+1/11VLCD				
			1/12Bias	V5+11/12VLCD	V5+10/12VLCD	V5+2/12VLCD	V5+1/12VLCD				
			(VLCD=VDD-V5)								
33,32, 31,30, 29,28, 27,26, 25,24	C1+,C1- C2+,C2- C3+,C3- C4+,C4- C5+,C5-	0	Step up capacitor Voltage booster c	tep up capacitor connecting terminals.  oltage booster circuit (Maximum 6-time)							
23	Vout	0	Step up voltage o terminal and Vss.	utput terminal.	Connect the	step up capac	itor between thi	is			
34	VR	ı	Voltage adjust ter connecting betwe	minal. V5 leve en VDD and V	l is adjusted by terminal.	y external blee	eder resistance				
7 6	T1 T2	ı	LCD bias voltage	control termin	als. ( *:Don't (	Care)					
	'-		T 1	T <sub>2</sub> Volt	age er Cir. Volta	ge Adj. V	/F Cir.				
			L	* Avail	able Ava	ilable Av	aila b le				
			H	L Not A			ailable ailable				
14 to 21	Do to D7 (SI) (SCL)	VO	P/S="H" : Tri-state P/S="L" : D7=Ser termina	e bi-directiona ial data input t il. Data from S	I Data I/O term	ninal in 8-bit pa Serial data cl the rising edg	arallel operation ock signal input e of SCL and				
11	A0	I	Connect to the Addistinguished between								
					nstruction						
4	RES	ı	Reset terminal. W	hen the RES	terminal goes	to "L", the init	ialization is				
			performed. Reset	operation is e	executing during	ng "L" state of	RES.				



No	Symbol	VO	Function							
13	RD(E)	I	In case of 80 Type MPU> RD signal of 80 type MPU input terminal. Active "L" During this signal is "L", Do to D7 terminals are output. In case of 68 Type MPU> Enable signal of 68 type MPU input terminal. Active "H"							
12	WR(R- W)	I	<in 80="" case="" mpu="" of="" type="">     Connect to the 80 type MPU WR signal. Actie "L".     The data on the data bus input syncronizing the rise edge of this signal.     <in 68="" case="" mpu="" of="" type="">     The read/write control signal of 68 type MPU input terminal.     R/W H L     State Read Write</in></in>							
3	SEL68	I	MPU interface type selection terminal.  SEL68 H L  State 68 Type 80 Type							
2	P/S	I	serial or parallel interface selection terminal.  P/S Chip Select Data/Command Data Read/Write serial Clock  "H" CS A Do to D7 RD,WR -  "L" CS A0 SI(D7) Write Only SCL(D6)  RAM data and status read operation do not work in mode of the serial interface.  In case of the serial interface (P/S="L"),RD and WR must be fixed							
8 9	OSC1 OSC2	I	"H" or "L", and Do to D5 are high impedance.  System clock input terminal for Maker testing.(This terminal should be Open) For external clock operation, the clock should be input to OSC1 terminal.							
41 to 104	C0 to C63	0	LCD driving signal output terminals. Segmet output terminals:S o to S131 Common output terminals:C o to C127  Segment output terminal The following output voltages are selected by the combination of FR and data in the RAM.(non of the n-line inverse functions)							
105 to 236	S0 toS131	0	RAM Data         FR         Output Voltage Normal         Reverse           H         H         VDD         V2           L         V5         V3           L         H         V2         VDD           L         V3         V5							
237 to 300	C64 to C127	0	Common output terminal The following output voltages are selected by the combination of FR and status of common.    Scan data							



#### ■ Functional Description

#### (1) Description for each blocks

## (1-1) Busy Flag (BF)

While the internal circuits are operating, the busy flag (BF) is "1" and any instruction excepting for the status read are inhibited .

The busy flag goes to "1" from D7 terminal when status read instruction is executed.

When enough cycle time over than tCYC indicated in "BUS TIMING CHARACTERISTICS" is ensured, no need to check the busy flag for reduction of the MPU loads.

#### (1-2)Display Start Line Register

The Display start Line Register is a pointer register which indicates the address in the Display Data RAM corresponding with COM<sub>0</sub>(normally it display the top line in the LCD Panel). This register also operates for vertical display scroll, the display page change and so on. The Display Start Line Set instruction sets the display start address of the Display Data RAM represented in 8-bit to this register.

#### (1-3) Line Counter

The Line Counter generates the line address of display data RAM by the count up operation synchronizing the common cycle after the reset operation at the status change of internal FR signal.

#### (1-4) Column Address Counter

The column address counter is 8-bit pre-settable counter addressing the column address of display data RAM as shown in Fig. 1. It is incremented (+1) up to (84)H by the Display Data Read/Write instruction execution. It stops the count up operation at (84)H, and it does not count up non existing address area over than (84)H by the count lock function. This count lock is released by new column address set.

The column address counter is independent of the Page Register.

By the Address Inverse Instruction, the column address decoder inverse the column address of Display Data RAM corresponding to the Segment Driver.

## (1-5) Page Register

The page register gives a page address of Display Data RAM as shown in Fig. 1. When the MPU accesses the data with the page change, the page address set instruction is required.

#### (1-6) Display Data RAM

Display Data RAM is the bit map RAM consisting of 25,344 bits to memorize the display data corresponding to each pixel of LCD panel. The each bit in the Display Data RAM corresponds to the each pixel of the LCD panel and controls the display by following bit data.

When Normal Display: On="1", Off="0" When Inverse Display: On="0", Off="1"

The Display Data RAM outputs 132-bit parallel data in the area addressed by the line counter, and these data are set into the Display Data Latch.

The access operation from MPU to the display data RAM and the data output from the display data RAM are so controlled to operate independently that the data rewriting does not influence with any malfunctions to the display. The relation between column address and segment output can inverse by the Address Inverse Instruction ADC as shown in Fig.1.

## (1-7) Common Driver Assignment

The scanning order can be assigned by mask option as shown on Table 1.

Table 1

	COM Outputs Terminals								
PAD No.	62 129	5	258	321					
Pin name	C 0 C 6	3	C 127	C 64					
Ver.A	COMo ————————————————————————————————————	3	COM127 <del>(</del>	COM 64					
Ver.B	COM127 <b>C</b> OM6	l I	COMo	COM 63					






Fig.1 Correspondence with Display Data RAM Address



#### (1-8) Reset Circuit

Reset circuit operates the following initializations when the condition of RES terminal goes to "L" level.

#### Initialization

- 1 Display Off
- 2 Normal Display (Non-inverse display)
- 3 ADC Select: Normal (ADC Instruction Do ="0")
- 4 Read Modify Write Mode Off
- 5 Internal Power supply (Voltage Booster) circuits Off
- 6 Static Drive Off
- 7 Driver Output Off
- 8 Clear the serial interface register
- 9 Set the address(00)H to the Column Address Counter
- 10 Set the 1st Line in the Display Start Line Register.page (00)H to the Page Address Register
- 11 Set the page "0" to the Page Address Register
- 12 Set the EVR register to (FF)H
- 13 Set the All display(1/128 duty)
- 14 Set the Bias select(1/12 Bias)
- 15 Set the 6-Time Voltage Booster
- 16 Set the n line turn over register (0)H

The RES terminal should be connected to the Reset terminal of MPU for the initialization at the mean time with MPU as shown in "MPU Interface Example". The period of reset signal requires over than 10us RES="L" level input as shown in "Electrical Characteristics". After 1us from the rise edge of RES signal, the operation goes to normal.

When the internal LCD power supply is not used, the external LCD power supply into the NJU6679 must be turned on during  $\overline{RES} = "L"$ . Although the condition of  $\overline{RES} = "L"$  clear each registers and initialize as above, the oscillation circuit and the output terminal conditions (Do to D7) are not influenced. The initialization must be performed using  $\overline{RES}$  terminal at the power on, to prevent hung up or any incorrect operations. The reset Instruction performs the initialization procedures from No.9 to No.16 as shown in above.

Note) The noise into the  $\overline{\text{RES}}$  terminal should be eliminated to avoid the error on the application with the careful design.

#### (1-9) LCD Driving

#### (a) LCD Driving Circuits

LCD driving circuits are consisted of 260 multiplexers which operate as 132 Segment drivers and 128 Common drivers. 128 Common drivers with the shift register scan the common display signal. The combination of the Display data, COM scan signal and FR signal form into the LCD driving output voltage. The output wave form is shown in the Fig. 7.

#### (b) Display Data Latch Circuits

Display Data Latch stores 132-bit display data temporarily which is output to LCD driver circuits at a common cycle from Display Data RAM addressed by Line Counter. The instructions of Display On/Off, Display inverse ON/OFF and Static Drive On/Off control only the data in Display Data Latch, therefore, the data in the Display Data RAM is not changed.

#### (c) Line Counter and Latch signal of Latch Circuits

The clock to Line Counter and latch signal to the Latch Circuits are generated from the internal display clock (CL). The line address of Display Data RAM is renewed synchronizing with display clock(CL). 132 bits display data are latched in display latch circuits synchronizing with display clock, and then output to the LCD driving circuits. The display data transfer to the LCD driving circuits is executed independently with RAM access by the MPU.

#### (d) Display Timing Generator

Display Timing Generator generates the timing signal for the display system by combination of the master clock CL and Driving Signal FR ( refer to Fig.2 ). The Frame Signal FR and LCD alternative signal generate LCD driving waveform of the two frame alternative driving method or n-Line inverse driving method.

- VDD - V2

Vз



RAM DATA

Sn

# (e)Common Timing Generation The common timing is generated by display clock. -Waveform of Display Timing(without the n-line inverse functions, the line inverse register in set to 0) 127 128 1 5 6 8 125 126 127 128 1 2 CL FR -Vdd -V1 C0 -V4 -V5 -Vdd -V1 C1 V4 **V**5 RAM DATA VDD - V2 Sn Vз Fig.2 -Waveform of Display Timing(with the n-line inverse function, n=7, the line inverse register in set to 6) 127 128 1 2 3 4 5 6 125 126 127 128 1 2 CL FR .Vdd -V1 C0 V4 ·V5 .Vdd -V1 C1 -V4

Fig.3



#### (f) Oscillation Circuit

The Oscillation Circuit is a low power CR oscillator incorporating with Resistor and Capacitor. It generates clocks for display timing signal source and voltage booster circuits. The oscillation circuit output frequency is divided as shown in below for display clock CL.

## -The relation between duty and divide

Duty	1/8	1/16	1/24	1/32	1/40	1/48	1/56	1/64	1/72	1/80	1/88	1/96	1/104	1/112	1/120	1/128
Divide	1/64	1/32	1/21	1/16	1/12	1/10	1/9	1/8	1/7	1/6		1,	/5		1/4	

## (g) Power Supply Circuit

Internal Power Supply Circuit generate the High voltage and Bias voltage for the LCD. The power Supply Circuit consists of Voltage Booster (6-Time maximum) Circuits, Regulator Circuits, and Voltage Followers. The internal Power Supply is designed for small size LCD panel, therefore it is not suitable for the large size LCD panel application. If the contrast is not good in the large size LCD panel application, please supply the external.

The suitable values of the capacitors connecting to the V1 to V5 terminals and the voltage booster circuit, and the feedback resistors for V5 operational amplifier depend on the LCD panel. And the power consumption with the LCD panel is depending on the display pattern. Please evaluate with actual LCD module.

The operation of internal Power Supply Circuits is controlled by the Internal Power Supply On/Off Instruction. When the Internal Power Supply Off Instruction is executed, all of the voltage booster circuits, regulator circuits, voltage follower circuits are turned off. In this time, the bias voltage of V1, V2, V3, V4, and V5 for the LCD should be supplied from outside, terminals C1+, C1-, C2+, C2-,C3+, C3-, C4+, C4-, C5+, C5- and VR should be open. The status of internal power supply is selected by T1 and T2 terminal. Furthermore the external power supply operates with some of internal power supply function.

T1	<b>T</b> 2	Voltage Booster	Voltage Adj.	Buffer(V/F)	Ext.Pow Supply	C1+,C1- to C5+,C5-	VR Term.
L	L/H	ON	ON	ON	-		
Н	L	OFF	ON	ON	Vout	Open	
Н	Н	OFF	OFF	ON	V5,VOUT	Open	Open


When (T<sub>1</sub>, T<sub>2</sub>)=(H, L), C<sub>1</sub>-, C<sub>2</sub>-, C<sub>2</sub>-, C<sub>3</sub>-, C<sub>3</sub>-, C<sub>4</sub>-, C<sub>5</sub>-, C<sub>5</sub>-, C<sub>5</sub>- terminals for voltage booster circuits are open because the voltage booster circuits doesn't operate. Therefore LCD driving voltage to the VouT terminal should be supplied from outside.


When (T<sub>1</sub>, T<sub>2</sub>)=(H, H), terminals for voltage booster circuits and VR are open, because the voltage booster circuits and Voltage adjust circuits do not operate.




## OPower Supply applications

(1)External power supply operation.









(3)External power supply operation with Voltage Adjustment, Buffer(V/F) Internal power supply ON (Instruction) (T1,T2) = (H,L)

(4)External power supply operation adjusted Voltage to V5.

Internal power supply (Instruction) (T1,T2) =(H,H)





 $\otimes$ : These switches should be open during the power save mode.



## (2) Instruction

The NJU6679 distinguishes the signal on the data bus by combination of A0,  $\overline{RD}$  and  $\overline{WR}$ . The decode of the instruction and execution performs depending on the internal timing only neither the external clock. In case of serial interface, the data input as MSB first serially.

The Table. 4 shows the instruction codes of the NJU6679.

## Table 4. Instruction Code

(\*:Don't Care)

					Tab	le 4.	Inst	ructi	ion (	Code	)		(":Don't Care)
	Instruction				_		Code	)					Description
	instruction.	A 0	R D	WR	D 7	D 6	D 5	D 4	D 3	D 2	D 1	D 0	Description
(1)	Display ON/OFF	0	1	0	1	0	1	0	1	1	1	0 1	LCD Display ON/OFF 0:OFF 1:ON
(2)	Display Start Line Set High Order 4bits	0	1	0	0	1	0	1	F		Ordo		Determine the Display Line of RAM to the COMO. (Set the Higher order 4 bits)
	Display Start Line Set Lower Order 4bits	0	1	0	0	1	1	0	Lo		r Ord Iress		Determine the Display Line of RAM to the COMO. (Set the Lower order 4bits)
(3)	Page Address Set High Order 1bits	0	1	0	0	1	0	0	*	*	*	Hi.	Set the Higher order 1bit page of DD RAM to the Page Address Register
	Page Address Set Lower Order 4bits	0	1	0	1	1	0	0			r Ord Addr		Set the Lower order 4 bit page of DD RAM to the Page Address Register
(4)	Column Address Set High Order 4bits	0	1	0	0	0	0	1			Ordo n Ad		Set the Higher order 4 bits Column Address to the Reg.
	Column Address Set Lower Order 4bits	0	1	0	0	0	0	0			r Ord n Ad		Set the Lower order 4 bits Column Address to the Reg.
(5)	Status Read	0	0	1		S ta	tus		0	0	0	0	Read out the internal Status
(6)	Write Display Data	1	1	0			٧	/ rite	Dat	a			Write the data into the Display Data RAM
(7)	Read Display Data	1	0	1			R	ead	Dat	а			Read the data from the Display Data RAM
(8)	Normal or Inverse of ON/OFF Set	0	1	0	1	0	1	0	0	1	1	0	Inverse the ON and OFF Display 0:Normal 1:Inverse
(9)	W hole Display ON /Normal Display	0	1	0	1	0	1	0	0	1	0	0 1	W hole Display Turns ON 0:Normal 1:W hole Disp. ON
(10)	Sub instruction table mode	0	1	0	0	1	1	1	0	0	0	0	Set the Sub instruction table.
(11)	Partial Display					•			B				
	1st Block, Set Start display unit	0	1	0	0	0	0	0	S		displ nit	ау	Set the Start display unit of 1st Block.
	1st Block, Set The number of display units	0	1	0	0	0	1	nu	m b e	r of units		la y	Set the number of display units of 1st Block.
	2nd Block, Set Start display unit	0	1	0	1	1	0	0	S		displ nit	ау	Set the Start display unit of 2nd Block.
	2nd Block, Set The number of display units	0	1	0	1	1	1	nu	m b e	r of units		la y	Set the number of display units of 2nd Block.
	Partial display on	0	1	0	0	1	0	0	0	0	0	0	It comes off the mode to set and a display is executed.
(12)	n-line Inverse Drive Set												
	Register Set Higher order 2 bits	0	1	0	0	1	0	1	*	*	hig or	her der	Set the number of inverse drive line.
	Register Set Lower order 4 bits	0	1	0	0	1	1	0	L	o w e	rord	er	Set the number of inverse drive line.
	n-line Inverse Drive Set is executed.	0	1	0	0	1	1	1	0	0	0	0	The execution of the line inverse drive.
(13)	EVR Register Set												
	EVR Register Set Higher order 4 bits	0	1	0	1	0	0	0			D a t r o rd		Set the V5 output level to the EVR register. (Higher order 4 bits)
	EVR Register Set Lower order 4 bits	0	1	0	1	0	0	1			Dat rord		Set the V5 output level to the EVR register. (Lower order 4 bits)
	EVR Register Set is executed.	0	1	0	1	0	1	0	0	0	0	0	The execution of the EVR.
(14)	End of sub instruction table mode	0	1	0	0	1	1	1	0	0	0	1	It ends the setting of sub instruction table.
		_	_	_	_				_	_			-



## (\*:Don't Care)

	la a trocation					(	Code	)					Decembration
	Instruction	Α0	RD	WR	D7	D6	D 5	D 4	Dз	D2	D 1	Dο	Description
(15)	Bias Select	0	1	0	1	0	1	1		Bi	as		Select the bias (9 Patterns)
(16)	Voltage Booster Circuits Multiple Select	0	1	0	0	0	1	1	0	0		ost tiple	Set the Booster circuits (2 to 6 times)
(17)	Read Modify Write /End	0	1	0	1	1	1	0	0	0	0	0 1	Read Modify Write mode Do=0:On Do=1:End
(18)	Reset	0	1	0	1	1	1	0	0	0	1	0	Initialize the internal Circuits
(19)	Internal Power Supply ON/OFF	0	1	0	0	0	1	0	0	0	0	0 1	0:Int. Power Supply OFF 1:Int. Power Supply ON
(20)	LCD Driving Voltage Set	0	1	0	0	0	1	0	0	0	1	0	Set LCD Driving Voltage after the internal (external) power supply is turned on
(21)	Power Save (Dual Command)												Set the Power Save Mode (LCD Display OFF +Whole Display Turns ON)
(22)	ADC Select	0	1	0	1	0	1	0	0	0	0	0 1	Set the DD RAM vs Segment Do=0:Normal Do=1:Inverse



## (3) Explanation of Instruction Code

#### (3-1) Display On/Off

This instruction executes whole display On/Off without relationship of the data in the Display Data RAM and internal conditions.

_	Α0	RD	WR	D7	D6	D5	D4	Dз	D2	D1	Do
	0	1	0	1	0	1	0	1	1	1	D

D 0:Display Off 1:Display On

## (3-2) Display Start Line

This instruction sets the line address of Display Data RAM corresponding the COM0 terminal (the highest position line of display in normal application). The display area is fixed automatically by number of display line which corresponds the display duty ratio from the pointed line address as the start line. This instruction realizes the vertical smooth scroll with extredisplay RAM or the page address change by dynamic line addressing. In this time, the contents of RAM are not changed.

Α0	R D	WR	D7	D6	D5	D4	Dз	D2	D1	Do
0	1	0	0	1	0	1	А7	A6	<b>A</b> 5	A4
0	1	0	0	1	1	0	Аз	A2	<b>A</b> 1	A <sub>0</sub>

<b>A</b> 7	A6	<b>A</b> 5	A4	Аз	A2	<b>A</b> 1	A <sub>0</sub>	Line Address(HEX)
0	0	0	0	0	0	0	0	0
0	0	0	0	0	0	0	1	1
				:				:
				:				:
1	0	1	1	1	1	1	1	BF

#### (3-3) Page Address Set

When MPU accesses the Display Data RAM, the page address must be selected before the data writing. The access to the Display Data RAM is available by the page and column address set (Refer the Fig. 1). The page address change does not influence with the display.

	D <sub>0</sub>	D1	D2	Dз	D4	<b>D</b> 5	D6	D7	R/W WR	<del></del>	Α0	
	A4	*	*	*	0	0	1	0	0	1	0	
(*:Don't Care)	A <sub>0</sub>	<b>A</b> 1	A2	Аз	0	0	1	1	0	1	0	
			Page	$\overline{}$	Ao	<del>\</del> 1		A2	Аз		A4	ı
			0		0	0		0	0		0	
			1		1	0		0	0		0	
			:					:				
			23		1	1		1	0		1	



#### (3-4) Column Address

When MPU accesses the Display Data RAM, the page address (refer(3-3)) and column address set are required before the data writing. The column address set requires twice address set which are higher order 4 bits address set and lower order 4 bits. When the MPU accesses the Display Data RAM sequentially, the column address is increase one by one automatically, therefore, the MPU can access only the data sequentially without address set.

After writing 1page data, page address setting is required due to page address doesn't increase automatically. The increment of the column address is stopped at the address of (83)H automatically, and the page address is not changed even if the column address increase to (83)H and stop. In this time the page address is not changed.

	Α0	RD	R/V W F		D7	D6	D <sub>5</sub>	D4	Dз	D2	D1	Do	
	0	1	0		0	0	0	1	A7	Α6	<b>A</b> 5	A4	Higher Order
	0	1	0		0	0	0	0	Аз	A2	A1	A <sub>0</sub>	Lower Order
	<b>A</b> 7	A <sub>6</sub>	<b>A</b> 5	<b>A</b> 4	Аз	A2	A <sub>1</sub>	A <sub>0</sub>	Colun	nn Addre	ess(HEX)	)	
Г	0	0	0	0	0	0	0	0		0			
ı	0	0	0	0	0	0	0	1		1			
ı					:					:			
1					:					:			
1	1	0	0	0	0	0	1	1		83			

#### (3-5) Status Read

This instruction reads out the internal status of "BUSY", "ADC", "ON/OFF" and "RESET".

Α0	RD	R/W WR	D7	D6	D5	D4	Dз	D2	D1	D <sub>0</sub>
0	0	1	BUSY	ADC	ON/OFF	RESET	0	0	0	0

: BUSY=1 indicate the operating or the Reset cycle. The instruction can be input after the BUSY status change to "0".

**ADC** : Indicate the output correspondence of column (segment) address and segment driver.

0 :Counterclockwise Output (Inverse) Column Address 131-n <---> Segment Driver n

1 :Clockwise Output (Normal) Column Address n <---> Segment Driver n

(Note) The data "0=Inverse" and "1=Normal" of ADC is inverted with the ADC select Instruction of "1=Inverse" and "0=Normal".

ON/OFF: Indicate the whole display On/Off status.

0 : Whole Display "On 1 : Whole Display "Off"

(Note) The data "0=On" and "1=Off" of Display On/Off status read out is inverted with the Display On/Off instruction data of "1=On" and "0=Off".

RESET: Indicate the initializing by RES signal or reset instruction.

0:

1: Initialization Period



## (3-6) Write Display Data

This instruction writes the 8-bit data on the data bus into the Display Data RAM. The column address increases "1" automatically after data writing, therefore, the MPU can write the 8-bit data into the Display Data RAM continuously without any address setting after the start address setting.

Α0	RD	R/W WR	D7	D6	D5	D4	Dз	D2	D1	D <sub>0</sub>
1	1	0				WRITE	DATA			


## (3-7) Read Display Data

This instruction reads out the 8-bit data from Display Data RAM addressed by the column and page address. The column address increase "1" automatically after data reading out, therefore, the MPU can read out the 8-bit data from the Display Data RAM without any address setting after the start address setting. One time of dummy read must operate after column address set as the explanation in "(5-4) Access to the Display Data RAM and Internal Register". In the serial interface mode, the display data is not read out.

		<u>R/W</u>								
Α0	RD	WR	D7	D6	D5	D4	Dз	D2	D1	D٥
1	0	1				READ	DATA			


## (3-8) Normal or Inverse On/Off Set

This instruction changes the condition of display turn on and off as normal or inverse. The contents of Display Data RAM is not changed by this instruction execution.



## (3-9) Whole Display On

This instruction turns on the all pixels independent of the contents of Display Data RAM. In this time, the contents of Display Data RAM is not changed and kept. This instruction takes precedence over the "Normal or Inverse On/Off Set Instruction".



D 0: Normal Display


1: Whole Display turn on

When Whole Display On Instruction is executed in the Display Off status, the internal circuits go to the power save mode (refer to the (s) Power Save).




#### (3-10) Sub Instruction table mode

This instruction switches the instruction table from the main to the sub. The sub instruction table contains instructions of partial display, n-line inverse drive set and EVR register set as mentioned in (11), (12) and (13). The instruction of sub instruction table mode must be executed before above 3 sub instructions execution. The instruction of end of sub instruction table mode (14) switches the instruction table from the sub to the main. If any main instructions are written in the sub instruction mode, the NJU6679 will malfunction.



-Set sub Instruction table flow is shown below:





#### (3-11) Partial Display

This instruction divides the active display area in a LCD panel to 16 units consisting of 8 commons per unit and displays one or two blocks of active display area consisting of a unit or more. In the partial display mode, the display duty ratio is set automatically according to the number of unit in a block or two.

Therefore, the partial display function realizes to go down the LCD driving voltage according to the display duty ratio. As a result, the operation current of display system is much saved against the full display mode.

#### The display units


UNIT	0	(8 commons)
UNIT	1	
UNIT	2	
UNIT	3	
UNIT	4	
UNIT	5	
UNIT	6	
UNIT	7	
UNIT	8	
UNIT	9	
UNIT	10	
UNIT	11	
UNIT	12	
UNIT	13	
UNIT	14	$\bigvee$
UNIT	15	(8 commons)

128-common

132-segment

#### Partial display instruction

The partial display operates by the combination of instructions which area unit number of start position start unit block in the display area and a number of display unit from start position to end as a block. The number of block is set up to two.



Note) Incase of full display (1/128 duty), all of units on the display are selected when the first start unit is set to "0" (0,0,0,0) and the second number of display unit is set to "16" (1,0,0,0,0). In this time, the second block settings are ignored.


In case of only one block display, the second block settings are ignored when the second start unit is set to "0" (0,0,0,0) and the second display unit number is set to "0" (0,0,0,0,0).

Keep the order of partial display instruction sequence.

Do not set over "UNIT 15" the display data in DD RAM are assigned continuously from page 0 for all of display block, even if non-display area is existed between the first block and the second.



The example of partial display setting



The above partial display condition is set as follows:

#### 1)Set sub instruction mode

Α0	RD	R <u>/W</u> WR	D7	D6	D5	D4	Dз	D2	D1	Do	
0	1	0	0	1	1	1	0	0	0	0	Set sub instruction mode.

## 2)Set partial display conditions

		==	R/W	_	_	_	_	_	_	_	_	
	Α0	RD	WR	D7	D6	D5	D4	D3	D2	D1	D <sub>0</sub>	■ 1 <sup>st</sup> Block, Set start
	0	1	0	0	0	0	0	0	0	0	0	display unit to "0"
		1			,							1st Block, Set the number
	0	1	0	0	0	1	0	0	0	1	0	of display units to "2"
		-	-		-		-	-	-	-		2 <sup>nd</sup> Block, Set start
ı	0	1	0	1	1	0	0	0	1	0	0	display unit to "4"
		-										2 <sup>nd</sup> Block, Set the number
ı	0	1	0	1	1	1	0	0	1	0	1	of display units to "5"
_												-
	0	1	0	0	1	0	0	0	0	0	0	Partial display on.

In this case, 1/56 duty. (Duty=1/(number of display units x 8))


## 3)End sub instruction mode

Α0	RD	R <u>/W</u> WR	D7	D6	D5	D4	Dз	D2	D1	Do	End sub instruction
0	1	0	0	1	1	1	0	0	0	1	mode. Back to main instruction mode.

Although the partial display instruction changes duty cycle ratio automatically and display area, LCD driving voltage, Bias and others are not changed. Therefore, the instruction of LCD driving voltage "OFF" (D=0) must be set before partial display operation, and the other instructions such as the n-line inverse drive set, EVR register set, bias select and voltage booster select should be set for optimum display-contrast. The "End of sub instruction mode" is required before these instructions in order to prevent momentary flickering.




-Set Partial Display flow is shown below:



#### (3-12) n-line Inverse Drive Mode

This instruction sets a line number for inversion of LCD driving signal levels between "1" and "0". It reduces the stripe shadow(crosstalk) and stabilizes display quality. The n-line inverse number is set according to the result of actual LCD panel display.

The instructions must be input in order of followings. These instructions are sub instruction sets and must be set after (3-10)Sub instruction table mode.



The actual operation starts after following instruction.


Α0	RD	R <u>/W</u> W R	D7	D6	D5	D4	Dз	D2	D1	Do
0	1	0	0	1	1	1	0	0	0	0



## (3-13) EVR Register Set

This instruction controls voltage adjustment circuits of internal LCD power supply and changes LCD driving voltage "V5". Finally, it adjusts the contrast of LCD display. By setting a data into EVR register, V5 output voltage selects one condition out of 201-voltage conditions. The range of V5 voltage is adjusted by setting external resistors as mentioned in "(4)(b) Voltage Adjust Circuits".

This instruction is sub instruction and it must be set after (3-10) Sub instruction table mode.



VLCD=VDD-V5

When EVR doesn't use, set the EVR register to (1,1,1,1,1,1,1).

The actual operation starts after following instruction.

	Α0	RD	R <u>/W</u> W R	D7	D6	D5	D4	Dз	D2	D1	Do
ľ	0	1	0	1	0	1	0	0	0	0	0

## (3-14) End of Sub instruction table mode

"End of sub instruction table mode" instruction switches instruction table from sub to main.

(11)Partial display, (12)n-line inverse drive mode, and (13)EVR are sub instruction sets on the sub instruction table. The instruction of "END of sub instruction mode" must be set after these sub instruction sets. The NJU6678 may occur incorrect operation if any main instructions on the main instruction table are input in mode of sub instruction table.

		<u>R/W</u>								
Α0	RD	WR	D7	D6	D5	D4	Dз	D2	D1	Dο
0	1	0	0	1	1	1	0	0	0	1



## (3-15) Bias Select

This instruction decides the value of LCD driving voltage bias ratio.

Especially, the bias shuld be selected for display quality in partial mode.

		R/W									
Α0	RD	WR	D 7	D 6	D 5	D 4	D 3	D2	D1	Dο	_
0	1	0	1	0	1	1	Аз	A 2	A 1	Αo	(*:Don't Care)
							_				_
	Аз	A:	2	A1		Ao		Bias			
	0	0	)	0		0		1/4			
	0	0	)	0		1		1/5			
	0	0	)	1		0		1/6			
	0	0	)	1		1		1/7			
	0	1		0		0		1/8			
	0	1		0		1		1/9			
	0	1		1		0		1/10			
	0	1		1		1		1/11			
	1	*		*		*		1/12			

## (3-16) Voltage Booster Circuit Multiple Select

This instruction Selects a voltage boost time.

The multiple must be selected the voltage boost times according to the maximum boost times by the external capacitors connections or less. Especially, the multiple should be selected for display quality and saving operation current in partial display mode.

	Α0	RD	R <u>/W</u> WR	D 7	D 6	<b>D</b> 5	D 4	Dз	D2	D 1	Dο
I	0	1	0	0	0	1	1	0	A 2	A 1	Α0

Co	ommar	nds	Booster Multiple									
A2	A1	A0	6-Time External capacitors connections	5-Time External capacitors connections	4-Time External capacitors connections	3-Time External capacitors connections	2-Time External capacitors connections					
0	0	0	2-Time									
0	0	1	3-Time	2-Time								
0	1	0	4-Time	3-Time	2-Time							
0	1	1	5-Time	4-Time	3-Time	2-Time						
1	*	*	6-Time	5-Time	4-Time	3-Time	2-Time					



## (3-17) Read Modify Write/End

This instruction sets the Read Modify Write Mode for the column address increment control. In mode of the Read Modify Write, the column address increases "1" automatically when the Display Data Write Instruction is executed, but the address does not change when the Display Data Read Instruction is executed. This status is continued until End instruction execution. When the End instruction (D=1) is input, the column address goes back to the start address before the Read Modify Write instruction input. This function reduces the load of MPU for repeating the display data change in the fixed area (ex. cursor blink).

D="1" to release the Read Modify Write mode and the column address back to the address where the read modify write mode setting.


ı	A 0	1 1	WR 0	D7 1	D6	D5	D4	D3	D2	D1 0	D <sub>0</sub>
	۸.0	<del></del>	R/W	D-7	Do	Dr	D.4	Do	Do	D4	Do

D 0: Read Modify Write On

1: End

Note) In mode of the Read Modify Write, any instructions except for Column Address Set can execute.

#### - Sequence of cursor blink display





#### (3-18) Reset

This instruction executes the following initialization.

#### Initialization

- (1) Set the Address (00)H into the Column Address Counter.
- (2) Set the Address (00)H into the Display Start Line Register.
- (3) Set the page "0" into the Page Address Register.
- (4) Set 0 to the EVR Register to (FF)H.
- (5) Set the All display(1/128 duty)
- (6) Set the Bias select(1/12 Bias)
- (7) Set the 6-Time Voltage Booster.
- (8) Set the n-line inverse register (0)H

In this time, the Display Data RAM is not influenced.

	Α0	R D	R/W WR	D7	D6	D5	D4	Dз	D2	D1	D <sub>0</sub>
I	0	1	0	1	1	1	0	0	0	1	0

The reset signal input to the RES terminal (hardware reset) must be input for the power on initialization. Reset instruction does not perform completely in stead of hardware reset using the RES terminal.

## (3-19) Internal Power Supply ON/OFF

This instruction set the condition of internal Power Supply On/Off. Voltage Booster circuits, Voltage Regulator and Voltage Follower operate at On. To operate the voltage booster circuits, the oscillation circuits must be operating.

Α0	R D	WR	D7	D6	D5	D4	Dз	D2	D1	D <sub>0</sub>
0	1	0	0	0	1	0	0	0	0	D

D 0 : Internal Power Supply Off 1 : Internal Power Supply On

The internal Power Supply must be Off when external power supply using.


\*1 The set up period of internal power supply On depends on the step up capacitors, voltage stabilizer capacitors, VDD and VLCD.

Therefore it requires the actual evaluation using the LCD module to get the correct time. (Refer to the (4)(d) Fig.4)



## (3-20) LCD Driving Voltage Set

This instruction controls LCD driving waveform output through the COM/SEG terminals.




D 0 : LCD driving waveform output Off 1 : LCD driving waveform output On

The NJU6679 contains low power LCD driving voltage generator circuit reducing own operation current. Therefore, it requires the following sequence procedures at power on for the power source stabilized operation.


- LCD driving power supply ON/OFF sequences

The following sequences are required when the power supply is turned On/Off.

When the power supply is turned on again after the turn off (by the power save instruction), the power save release sequence ((3-21) Power Save) is required.



\*1 The wait time depends on the C1 to C9, COUT capacitors (refer (4) (d)Fig.4), VDD and VLCD voltage. Therefore it requires the actual evaluation using the LCD module to get the correct time. (Refer to the following graph.)






#### (3-21) Power Save(Dual Command)


When both of Display Off and Whole Display On are executed, the internal circuits go to the power save mode and the operating current is reduced as some as the stand by current.

The internal status in the Power Save Mode is shown in follows:

- (1) Stop the Oscillation Circuits and Internal Power Supply Circuits operation.
- (2) Stop the LCD driving. Segment and Common drivers output VDD level.
- (3) Keep the display data and operating mode just before the power save mode.
- (4) All of LCD driving bias voltage fix to the VDD level.

The power save and its release perform according to the following sequences.





- \*1 In the power save sequence, the power save mode is started after the second instruction "whole Display ON".
- \*2 In the power save release sequence, the power save mode is released after the Normal Display instruction (Whole display OFF).
  - The instruction of display ON is input at any timing after the instruction of normal display in power save release sequence.
- \*3 Until "LCD driving voltage set to ON" execution, NJU6679 operating current is higher than usual state and all COM/SEG terminals output VDD level continuously.
- \*4 In case of the external power supply for LCD driving, it should be turned off and made condition like as unconnection or connected to VDD before the power save mode or at the same time. In this time, VOUT terminal should be made condition like as disconnection or connected to the lowest voltage of the system (V5 level from the external power supply).

#### (3-22) ADC Select

This instruction set the correspondence of column address in the Display Data RAM and segment driver output. (See Fig. 1.) By this instruction, the order of segment output can be changed by the software, and no restriction of the LSI placement against the LCD panel.

	Α0	RD	R/W WR	D7	D6	D5	D4	Dз	D2	D1	D <sub>0</sub>
I	0	1	0	1	0	1	0	0	0	0	D

D 0 : Clockwise Output (Normal)


1 : Counterclockwise Output (Inverse)




## (4) Internal Power Supply

## (a) 6-time voltage booster circuits

6-time voltage booster circuits connecting five capacitors between C1<sup>+</sup> and C1<sup>-</sup>, C2<sup>+</sup> and C2<sup>-</sup>, C3<sup>+</sup> and C3<sup>-</sup>, C4<sup>+</sup> and C4<sup>-</sup>, C5<sup>+</sup> and C5<sup>-</sup>, VSS and VOUT boost the voltage of VDD - VSS to negative voltage (VDD Common) and output the boosted voltage from the VOUT terminal. It selects one of boost time from 2 to 6 times by external capacitors connection. Furthermore, it also selects one of boost time by "Voltage Booster circuits multiple select" instruction. The boost voltage and the voltage booster circuits are shown in below. Voltage Booster circuits requires the clock signals from internal oscillation circuit, therefore, the oscillation circuits must be operating when voltage boost operation. The boost voltage times are shown in below. When 6-time voltage boost operation, the operation voltage of VDD-VOUT should be less than 18V.



## Examples for connecting the capacitors






#### (b) Voltage Adjust Circuits

The boosted voltage of Vout output from V5 through the voltage adjust circuits for LCD driving. The output voltage of V5 is adjusted by changing the Ra and Rb within the range of |V5| < |VOUT|. The output voltage is calculated by the following formula.

VLCD = VDD-V5 = (1+Rb/Ra)VREG (1)



The voltage of VREG is a standard voltage produced from built-in bleeder resistance. VREG is possible to be fine-adjusted by EVR functions mentioned in (c).

For fine-adjustment of V5, R2 as variable resistor, R1 and R3 as fixed constant should be connected to VDD terminal, VR and V5, as shown in Fig.3.

[ Design example for R1, R2 and R3 / Reference ]

- R1+R2+R3=5M $\Omega$  (Determined by the current flown between VDD-V5)
- Variable voltage range by the R2. -6V to -7.5V (VLCD=VDD-V5 --> 9.0V to 10.5V)
   (Determined by the LCD electrical characteristics)
- VREG=3V(In case of EVR=(FF)H)
- R1, R2 and R3 are calculated by above conditions and the formula of (1) to below; R1=2.0M $\Omega$ , R2=0.5M $\Omega$ , R3=2.5M $\Omega$
- \* If the power supply voltage between VDD and VSS changes, V5 changes too. Therefore the power supply voltage should be stabilized for V5 stable operation.



## (c) Contrast Adjustment by the EVR function

The EVR controls voltage of VREG by instruction and changes voltage of V5.

As result, LCD display contrast is adjusted by V<sub>5</sub>. The EVR selects a voltage of VREG in the following 201 conditions by setting 6bits data into the EVR register.

In case of EVR operation, T1 terminal and T2 require to set couples of value as (L,L),(L,H) and (H,L) excepting for (H,H) and the internal power supply must turn on by instruction.

(37)H to (4F)H available for use. If keeping 3% precision set EVR over (4F)H.

	EVR register	VREG[V]	VLCD
:			Low
(4F)H	(0,1,0,0,1,1,1,1)	(124/300) x (VDD-VSS)	
:	:	:	:
:	:	:	:
:	:	:	•
(FD)H	(1,1,1,1,1,1,0,1)	(298/300) x (VDD-VSS)	:
(FE)H	(1,1,1,1,1,1,1,0)	(299/300) x (VDD-VSS)	·
(FF)H	(1,1,1,1,1,1,1,1)	(300/300) x (VDD-VSS)	High

Adjustable range of the LCD driving voltage by EVR function

The adjustable range is decided by the power supply voltage VDD and the ratio of external resistors Ra and Rb.

[ Design example for the adjustable range / Reference ]

- Condition VDD=3.0V, VSS=0V

Ra=1M
$$\Omega$$
, Rb=4M $\Omega$  (Ra:Rb=1:4)

The adjustable range and the step voltage are calculated as follows in the above condition.

In case of setting (4F)H in the EVR register,

$$VLCD = ((Ra+Rb)/Ra)VREG$$
  
= (5/1) x [(100/300) x 3.0]  
= 6.2V

In case of setting (FF)H in the EVR register,

VLCD = ((Ra+Rb)/Ra)VREG

 $= (5/1) \times [(300/300) \times 3.0]$ 

= 15.0V

	Min.(4F)H	Max.(FF)н	
Adjustable Range	6.2	15.0 [V]	
Step Voltagre	50	[	[mV]


<sup>\*</sup> In case of VDD=3V



\*) The VLCD operating temperature. Please refer to the following graphs.

(conditions) VDD = 3V 
$$Ra{=}1M\Omega,\ Rb{=}4M\Omega\ (\ Ra{:}Rb=1{:}4\ )$$
 Five times voltage

# VLCD vs. Temperature (Typical Performance)






## (d) LCD Driving Voltage Generation Circuits


The LCD driving bias voltage of V1,V2,V3,V4 are generated internally by dividing the V5 voltage with the internal bleeder resistance. And it is supplied to the LCD driving circuits after the impedance conversion with voltage follower circuit.

As shown in Fig. 4, Five capacitors are required to connect to each LCD driving voltage terminal for voltage stabilizing. And the value of capacitors C6, C7, C8, C9 and C10 are determined depending on the actual LCD panel display evaluation.

#### Using the internal Power Supply



#### Using the external Power Supply



Reference set up value VLCD=VDD-V5 = 9.0 to 10.5V

VLCD-VD	D-V3 = 9.0 to 10.3V
COUT	to 1.0uF
C1 to C5	to 1.0uF
C6 to C10	T.B.D.
R1	$2.0  extsf{M}\Omega$
R2	$0.5  extsf{M}\Omega$
R3	$2.5 \mathrm{M}\Omega$

Fig.4

When VSS > V5 --- VOUT=V5 When VSS  $\leq$  V5 --- VOUT=VSS

<sup>\*1</sup> Short wiring or sealed wiring to the VR terminal is required due to the high impedance of VR terminal.

<sup>\*2</sup> Following connection of Vout is required when external power supply using.



#### (5) MPU Interface

#### (5-1) Interface type selection

NJU6679 interfaces with MPU by 8-bit bidirectional data bus (D7 to D0) or serial (SI:D7). The 8 bit parallel or serial interface is determined by a condition of the P/S terminal connecting to "H" or "L" level as shown in Table 5. In case of the serial interface, status and RAM data read out operation is impossible.

Table 5

P/S	Туре	CS	Α0	RD	WR	SEL68	D7	D6	D0 to D5
Н	Parallel	CS	Α0	RD	WR	SEL68	D7	D6	D0 to D5
L	Serial	CS	Α0	-	-	-	SI	SCL	Hi-Z

#### (5-2) Parallel Interface

The NJU6679 interfaces to 68 or 80 type MPU directly when the parallel interface (P/S="H") is selected. 68 type MPU or 80 is determined by the condition of SEL68 terminal connecting to "H" or "L" as shown in table 6.

SEL68	Туре	CS	Α0	RD	WR	D0 to D7	
Н	68 type MPU	CS	Α0	E	R/W	D0 to D7	
L	80 type MPU	CS	Α0	RD	WR	D0 to D7	

#### (5-3) Discrimination of Data Bus Signal

The NJU6679 discriminates the mean of signal on the data bus by the combination of A0, E, R/W, and (RD, WR) signals as shown in Table 7.

Table 7

Common	68 type	80 1	type	Function		
A0	R/W	RD WR		Fullction		
1	1	0	1	Read Display Data		
1	0	1	0	Write Display Data		
0	1	0	1	Status Read		
0	0	1	0	Write into the Register(Instruction)		

## (5-4) Serial Interface.(P/S="L")

Serial interface circuits consist of 8 bits shift register and 3 bits counter. SI and SCL input are activated when the chip select terminal CS set to "L"and P/S terminal set to "L". The 8 bits shift register and 3 bits counter are reset to the initial condition when the chip is not selected. The data input from SI terminal is MSB first like as the order of D7,D6,- - - - D0, and the data are entered into the shift register synchronizing with the rise edge of the serial clock SCL. The data in the shift register are converted to parallel data at the 8th serial clock rise edge input. Discrimination of the display data or instruction of the serial input data is executed by the condition of A0 at the 8th serial clock rise edge. A0="H" is display data and A0="L" is instruction. When RES terminal becomes "L" or CS terminal becomes "H" before 8th serial clock rise edge, NJU6679 recognizes them as a instruction data incorrectly. Therefore a unit of serial data must be structured by 8-bit. The time chart for the serial interface is shown in Fig. 5. To avoid the noise trouble, the short wiring is required for the SCL input.

Note) The read out function, such as the status or RAM data read out, is not supported in this serial interface




Fig. 5



(5-5) Access to the Display Data RAM and Internal Register.


The NJU6679 is operating as one of pipe-line processor by the bus-holder connecting to the internal data bus to adjust the operation frequency between MPU and the Display Data RAM or Internal Register.

For example, when the MPU reads out the data from the Display Data RAM, the read out data in the data read cycle (dummy read) is held in the bus-holder, then it is read out from the bus-holder to the system bus at the next data read cycle. When the MPU writes the data into the Display Data RAM, the data is held in the bus-holder, then it is written into the Display Data RAM by the next data write cycle.

Therefore high speed data transmission between MPU and NJU6679 is available because of it is not limited by the tacc and tos as display data RAM access time and is limited by the system cycle time (R) or (W). If the cycle time is not be kept in the MPU operation, NOP should be inserted to the system instead of the waiting operation.

The read out operation does not read out the data in the pointed address just after the address set operation. And second read out operation can read out the data correctly from the pointed address.

Therefore, one dummy read operation is required after address setting or write cycle as shown in FIG. 6.



# (5-6) Chip Select

CS is Chip Select terminal. In case of CS="L", the interface with MPU is available. In case of CS="H", the Do to D7 are high impedance and A0, RD, WR, D7(SI) and D6(SCL) inputs are ignored. If the serial interface is selected when CS="H", the shift register and the counter are reset. However, the reset is always operated in any conditions of CS.



#### ■ ABSOLUTE MAXIMUM RATINGS

(Ta=25°C)

PARAMETER	SYMBOL	RATINGS	UNIT
Supply Voltage (1)	Vdd	-0.3 to +5.0	V
Supply Voltage (2)	V5	VDD-18.0 to VDD+0.3	V
Supply Voltage (3)	V1 to V4	V5 to VDD+0.3	V
Input Voltage	VIN	-0.3 to VDD+0.3	V
Operating Temperature	Topr	-30 to +80	°C
Storago Tomporoturo	T-4.0	-55 to +125 (Chip)	۰,
Storage Temperature	Tstg	-55 to +100 (TCP)	°C

Note 1) If the LSI are used on condition above the absolute maximum ratings, the LSI may be destroyed.

Using the LSI within electrical characteristics is strongly recommended for normal operation. Use beyond the electric characteristics conditions will cause malfunction and poor reliability.

Note 2) All voltage values are specified as Vss=0 V.

Note 3) The relation :  $VDD \ge V1 \ge V2 \ge V3 \ge V4 \ge V5$ ;  $VDD > VSS \ge VOUT$  must be maintained.

Note 4) Decoupling capacitor should be connected between VDD and Vss due to the stabilized operation for the voltage converter.

## ■ ELECTRICAL CHARACTERISTICS (1)

(VDD=2.7V to 3.3V, VSS=0V, Ta=-30 to +80°C)

PARA	METE	SYMBOL	COI	NDITIONS	MIN.	TYP.	MAX.	UNIT	Note
Operating	Voltage(1)	Vdd			2.4		3.6	3.6 V	
		V5			VDD-18.0		VDD-6.0		
Operating'	Voltage(2)	V1,V2	VLCD= VDD-V	5	VDD-0.5VLCD		Vdd	V	
		V3,V4			V5		VDD-0.5VLCD		
Input	High Level	VIHC1	DoD7,A0, C	S,RES,RD,WR,SEL68,	0.8VDD		VDD	V	
Voltage	oltage Low Level V <sub>ILC1</sub> P/S Terminals			Vss		0.2Vdd	٧		
Output	High Level	Vohc11	D0D7	IOH=-0.5mA	0.8VDD		VDD	V	
Voltage	Low Level	Volc11	Terminals	loL= 0.5mA	Vss		0.2Vdd	V	
Input Leak	age Current	ILIO	All Input termin	nals	- 1.0		1.0	uA	6
Driver On	rosiotonos	Ron1	Ta=25°C	VLCD=15.0V		2.0	3.0	14///	7
Driver On-	resistance	Ron2		VLCD=8.0V		3.0	4.5	kW	′
Stand-by Current		lddq	during Power	save Mode		T.B.D.	T.B.D.	uA	8
Operating	Current	lDD12	Display VLCD=	=15.0V		T.B.D.	T.B.D.		Ů
Operating	Current	lDD21	Accessing f C	YC=200kHz		T.B.D.	T.B.D.	uA	9



PAR	AMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNIT	Note
Input Terminal Capacitance		CIN	A0,CS,RES,RD,WR,SEL68, P/S,T1,T2,D0D7 Ta=25°C		10		pF	
Oscillati	on Frequency	fosc	Ta=25°C		T.B.D.		kHz	
	Output Volt.	Vout1	Vss-Vout, 6-time voltage booster, VDD=3V	VDD-15.0		VDD-15.5	٧	
	On-resistance	DC/DC	VDD=3V;COUT=4.7uF 6-time voltage booster		2000	4000	Ω	
Voltage	Adjustment range of LCD Driving Volt.	Vout2	Voltage Booster Circuit "OFF"	VDD-18.0V		VDD-6.0V	٧	10
	Voltage Follower	V5	Voltage Adjustment Circuit "OFF"	VDD-18.0V		VDD-6.0V	٧	
		lout1	VDD=3V, VLCD=12V		T.B.D.	T.B.D.		
	Operating Current	lout2	COM/SEG Terminals Open No Access		T.B.D.	T.B.D.	uA	11
	Janeni	lout3	Display Checkered pattern		T.B.D.	T.B.D.		
	Voltage Reg.	VREG%	VDD=3V,Ta=25°C, VREG=4F to FFH			T.B.D.	%	12

- Note 5) NJU6679 can operate wide operating range, but it is not guarantee immediate voltage changing during the accessing of the MPU.
- Note 6) Apply to the High-impedance state of the D<sub>0</sub> to D<sub>7</sub> terminals.
- Note 7) Ron is the resistance values between power supply terminals(V1, V2, V3, V4) and each output terminals of common and segment supplied by 0.1V. This is specified within the range of supply voltage (2).
- Note 8,9,11) Apply to current after "LCD Driving Voltage Set".
- Note 8) Apply to the external display clock operation in no access from the MPU and no use internal power supply circuits.
- Note 9) Apply to the condition of cyclic (tcyc) inverted data input continuously in no use internal power supply circuits. The operating current during the accessing is proportionate to the access frequency. In the no accessing period, it is as same as IDD1X.
- Note 10) LCD driving voltage V5 can be adjusted within the voltage follower operating range.
- Note 11) Each operating current of voltage supply circuits block is specified under below table conditions.


	Sta	itus		Operating	Condition		External
SYMBOL	T4	T2	Internal	Voltage	Voltage	Voltage	Voltage Supply
	17	1 12	Oscillator	Booster	Adjustment	Follower	(Input Terminal)
IOUT1	L	*	Validity	Validity	Validity	Validity	Unuse
IOUT2	Н	L	Validity	Invalidity	Validity	Validity	Use(Vout)
Іоитз	Н	Н	Validity	Invalidity	Invalidity	Validity	Use(Vout,V5)

(\* = Don't Care)

Note 12) Apply to the precision of the voltage between VDD and V5 with EVR function.



#### MEASUREMENT BLOCK DIAGRAM



## ■ ELECTRICAL CHARACTERISTICS (2)

## (VDD=2.7V to 3.3V, VSS=0V, Ta=-30 to +80°C)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNIT	Note
Reset time tR RES Terminal		1.0			us	13	
Reset "L" Level Pulse Width	trw	RES Terminal	10			us	14


Note 13) Specified from the rising edge of RES to finish the internal circuit reset.

Note 14) Specified minimum pulse width of RES signal. Over than tRW "L" input should be required for correct reset operation.



#### ■ BUS TIMING CHARACTERISTICS

- Read/Write operation sequence (80 Type MPU)



(VDD=2.7V to 3.3V,Ta=-30 to +80°C)


PARAMETER			SYMBO- L	MIN.	TYP.	MAX.	CONDITIO- N	UNIT
Address Hold Time A0, CS		tah8		10			ns	
Address Set Up Time		Terminals	taw8		0			ns
System Cycle Time	WR	WR,RD Terminals	tcycs (W)		220			ns
	RD		tcycs (R)		350			ns
Control Pulse Width	WR,"- L"		tccL(W)		50			ns
	RD,"- L"		tccL(R)		200			ns
	"H"		tC C H		160			ns
Data Set Up Time			tDS8		35			ns
Data Hold Time		Do to D7	tDH8		15			ns
RD Access Time		Terminals	tACC8		120		CL=100pF	ns
Output Disable Time			tCH8		15		CL=TOOPF	ns
		CS, WR, RD,A0, Do to D7 Terminals	tr,tf		15			ns

Note 15) Rise time (tr) and fall time (tr) of input signal should be less than 15ns.

Note 16) Each timing is specified based on 0.2xVDD and 0.8xVDD.



## - Read/Write operation sequence (68 Type MPU)



## (VDD=2.7V to 3.3V,Ta=-30 to +80°C)

PARAMETER		SYMBOL	MIN.	TYP.	MAX.	CONDITION	UNIT	
Address Hold Time			tAH6		10			ns
Address Set Up Time		A0, CS, R/W	tAW6		0			ns
System Cycle Time(W)		Terminals	tCYC6(W)		220			ns
System Cycle Time(R)			tcyc6(R)		350			ns
Enable Pulse Width	Read"H"	E Terminal	tEWH		200			ns
	Write"H"				50			ns
	"L"		tewl		160			
Data Set Up Time			tDS6		35			ns
Data Hold Time		Do to D7	tDH6		15			ns
Access Time		Terminals	tACC6		150		OL 400-F	ns
Output Disable Time			tOH6		20		CL=100pF	ns
Rise Time, Fall Time		A0, CS, R/W, E, Do to D7 Terminals	tr,tf		15			ns


Note 17) tcyc6 indicates the E signal cycle during the  $\overline{\text{CS}}$  activation period. The System Cycle Time must be required after  $\overline{\text{CS}}$  becomes active.

Note 18) Rise time (tr) and fall time (tr) of input signal should be less than 15ns.

Note 19) Each timing is specified based on 0.2xVDD and 0.8xVDD.



- Write operation sequence (Serial Interface)




 $(VDD=2.7V to 3.3V,Ta=-30 to +80^{\circ}C)$ 

PARAMETER		SYMBOL	MIN.	TYP.	MAX.	CONDITION	UNIT
Serial Clock cycle	SCL Terminal	tscyc		60			ns
SCL "H" pulse width		tshw		30			ns
SCL "L" pulse width		tslw		30			ns
Address Set Up Time	A0 Terminal	tsas		0			ns
Address Hold Time		tsah		150			ns
Data Set Up Time	SI Terminal	tsds		25			ns
Data Hold Time		tSDH		10			ns
CS-SCL Time	CS Terminal	tcss		10			ns
		tcsh		300			ns
Rise Time, Fall Time	SCL, A0, CS, SI Terminals	tr,tf		15			ns

Note 20) Rise time (tr) and fall time (tr) of input signal should be less than 15ns.

Note 21) Each timing is specified based on 0.2xVDD and 0.8xVDD.

Note 22) In case of instruction set continuously, it is required to wait more than 450ns between the instruction and next as follows.





## **■ LCD DRIVING WAVEFORM**






Fig.7




## ■ APPLICATION CIRCUIT

- Microprocessor Interface Example
The NJU6679 interfaces to 80 type or 68 type MPU directly.
And the serial interface also communicate with MPU.










## ■ LCD Panel Interface Example



#### CAUTION

The specifications on this databook are only given for information , without any guarantee as regards either mistakes or omissions. The application circuits in this databook are described only to show representative usages of the product and not intended for the guarantee or permission of any right including the industrial rights.