# **Power MOSFET** 6.0 Amps, 20 Volts

## **N-Channel Enhancement Mode Dual SO-8 Package**

## Features

- Ultra Low R<sub>DS(on)</sub>
- Higher Efficiency Extending Battery Life
- Logic Level Gate Drive
- Miniature Dual SO-8 Surface Mount Package
- Diode Exhibits High Speed, Soft Recovery
- Avalanche Energy Specified
- SO-8 Mounting Information Provided

## Applications

- DC–DC Converters
- Low Voltage Motor Control
- Power Management in Portable and Battery–Powered Products, for example, Computers, Printers, Cellular and Cordless Telephones and PCMCIA Cards

#### MAXIMUM RATINGS (T<sub>J</sub> = 25°C unless otherwise noted)

Rating	Symbol	Value	Unit
Drain-to-Source Voltage	V <sub>DSS</sub>	20	V
Drain-to-Gate Voltage ( $R_{GS}$ = 1.0 M $\Omega$ )	V <sub>DGR</sub>	20	V
Gate-to-Source Voltage - Continuous	V <sub>GS</sub>	±12	V
Thermal Resistance – Junction–to–Ambient (Note 1) Total Power Dissipation @ $T_A = 25^{\circ}C$ Continuous Drain Current @ $T_A = 25^{\circ}C$ Continuous Drain Current @ $T_A = 70^{\circ}C$ Pulsed Drain Current (Note 4)	R <sub>0JA</sub> P <sub>D</sub> I <sub>D</sub> I <sub>DM</sub>	62.5 2.0 6.5 5.5 50	°C/W W A A A
Thermal Resistance – Junction–to–Ambient (Note 2) Total Power Dissipation @ $T_A = 25^{\circ}C$ Continuous Drain Current @ $T_A = 25^{\circ}C$ Continuous Drain Current @ $T_A = 70^{\circ}C$ Pulsed Drain Current (Note 4)	R <sub>0JA</sub> P <sub>D</sub> I <sub>D</sub> I <sub>DM</sub>	102 1.22 5.07 4.07 40	°C/W W A A A
Thermal Resistance – Junction–to–Ambient (Note 3) Total Power Dissipation @ $T_A = 25^{\circ}C$ Continuous Drain Current @ $T_A = 25^{\circ}C$ Continuous Drain Current @ $T_A = 70^{\circ}C$ Pulsed Drain Current (Note 4)	R <sub>θJA</sub> P <sub>D</sub> I <sub>D</sub> I <sub>DM</sub>	172 0.73 3.92 3.14 30	°C/W W A A A

1. Mounted onto a 2" square FR-4 Board

(1" sq. 2 oz. Cu 0.06" thick single sided), t < 10 seconds.</li>
 Mounted onto a 2" square FR-4 Board

(1'' sq. 2 oz. Cu 0.06'' thick single sided), t = steady state.

3. Minimum FR-4 or G-10 PCB, t = steady state.


4. Pulse Test: Pulse Width = 10 μs, Duty Cycle = 2%.



## ON Semiconductor<sup>®</sup>

## http://onsemi.com


V <sub>DSS</sub>	R <sub>DS(ON)</sub> TYP	I <sub>D</sub> MAX
20 V	$35 \text{ m}\Omega @ \text{V}_{\text{GS}} = 4.5 \text{ V}$	6.0 A





**CASE 751 STYLE 11** 

#### MARKING DIAGRAM **& PIN ASSIGNMENT**



EDINUZ	= Device Code
L	= Assembly Location
Y	= Year
WW	= Work Week

#### **ORDERING INFORMATION**

Device	Package	Shipping <sup>†</sup>
NTMD6N02R2	SO-8	2500/Tape & Reel

+For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.

### **MAXIMUM RATINGS** (T<sub>1</sub> = 25°C unless otherwise noted) (continued)


Rating			Sym	Symbol Value			Unit
Operating and Storage Temperature Range			T <sub>J</sub> , T <sub>stg</sub>		-55 to +150		°C
Single Pulse Drain-to-Source Avalanche Energy – Starting $T_J = 25^{\circ}C$ ( $V_{DD} = 20$ Vdc, $V_{GS} = 5.0$ Vdc, Peak $I_L = 6.0$ Apk, L = 20 mH, $R_G = 25^{\circ}C$			E <sub>A</sub>	S	360		mJ
Maximum Lead Temperature for Soldering Purposes for 10 seconds			Τl	-	260		°C
ELECTRICAL CHARACTERIS	STICS ( $T_C = 25^{\circ}C$ unless otherwise not	ed) (Note	e 5)				-
Cha	racteristic	Sym	bol	Min	Тур	Max	Unit
OFF CHARACTERISTICS							
$\begin{array}{l} \text{Drain-to-Source Breakdown Vol}\\ (\text{V}_{\text{GS}} = 0 \text{ Vdc}, \text{I}_{\text{D}} = 250 \ \mu\text{Adc})\\ \text{Temperature Coefficient (Positive}) \end{array}$	5	V <sub>(BR)</sub>	DSS	20 -	_ 19.2	-	Vdc mV/°C
Zero Gate Voltage Drain Current ( $V_{DS} = 20 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}, T_J = 25^{\circ}\text{C}$ ) ( $V_{DS} = 20 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}, T_J = 125^{\circ}\text{C}$ )		I <sub>DS</sub>	S	-		1.0 10	μAdc
Gate-Body Leakage Current (VG	<sub>GS</sub> = +12 Vdc, V <sub>DS</sub> = 0 Vdc)	I <sub>GS</sub>	s	_	-	100	nAdc
Gate-Body Leakage Current (VG	$_{SS}$ = -12 Vdc, V <sub>DS</sub> = 0 Vdc)	I <sub>GS</sub>	s	-	-	-100	nAdc
ON CHARACTERISTICS							
Gate Threshold Voltage $(V_{DS} = V_{GS}, I_D = -250 \mu Adc)$ Temperature Coefficient (Negative)		V <sub>GS</sub>	(th)	0.6	0.9 -3.0	1.2 -	Vdc mV/°C
Static Drain-to-Source On-State Resistance $(V_{GS} = 4.5 \text{ Vdc}, I_D = 6.0 \text{ Adc})$ $(V_{GS} = 4.5 \text{ Vdc}, I_D = 4.0 \text{ Adc})$ $(V_{GS} = 2.7 \text{ Vdc}, I_D = 2.0 \text{ Adc})$ $(V_{GS} = 2.5 \text{ Vdc}, I_D = 3.0 \text{ Adc})$		R <sub>DS</sub>	(on)	- - -	0.028 0.028 0.033 0.035	0.035 0.043 0.048 0.049	Ω
Forward Transconductance ( $V_{DS}$ = 12 Vdc, $I_D$ = 3.0 Adc)		9F	s	-	10	-	Mhos
DYNAMIC CHARACTERISTICS							
Input Capacitance		Cis	s	_	785	1100	pF
Output Capacitance	(V <sub>DS</sub> = 16 Vdc, V <sub>GS</sub> = 0 Vdc, f = 1.0 MHz)	Cos	ss	_	260	450	
Reverse Transfer Capacitance	,	Crs	s	_	75	180	
SWITCHING CHARACTERISTICS	(Notes 6 and 7)						
Turn-On Delay Time		t <sub>d(o</sub>	n)	-	12	20	ns
Rise Time	(V <sub>DD</sub> = 16 Vdc, I <sub>D</sub> = 6.0 Adc, V <sub>GS</sub> = 4.5 Vdc,	tr		-	50	90	
Turn-Off Delay Time	$R_{G} = 6.0 \Omega$ )	t <sub>d(o</sub>	ff)	-	45	75	
Fall Time		t <sub>f</sub>		-	80	130	
Turn-On Delay Time		t <sub>d(o</sub>	n)	_	11	18	ns
Rise Time	(V <sub>DD</sub> = 16 Vdc, I <sub>D</sub> = 4.0 Adc, V <sub>GS</sub> = 4.5 Vdc,	tr		_	35	65	
Turn-Off Delay Time $V_{GS} = 4.5 \text{ Vdc},$ $R_G = 6.0 \Omega)$		t <sub>d(o</sub>	ff)	_	45	75	
Fall Time		t <sub>f</sub>		-	60	110	
Total Gate Charge	(V <sub>DS</sub> = 16 Vdc,	Qto	ot	_	12	20	nC
Gate-Source Charge	$V_{GS} = 4.5 \text{ Vdc},$	Qg	S	-	1.5	-	]
Gate_Drain Charge	Gate–Drain Charge I <sub>D</sub> = 6.0 Adc)		d	_	4.0	_	7


5. Handling precautions to protect against electrostatic discharge is mandatory 6. Indicates Pulse Test: Pulse Width =  $300 \ \mu s \ max$ , Duty Cycle = 2%. 7. Switching characteristics are independent of operating junction temperature.

Characteristic		Symbol	Min	Тур	Max	Unit	
BODY-DRAIN DIODE RATINGS	BODY-DRAIN DIODE RATINGS (Note 9)						
Diode Forward On-Voltage		V <sub>SD</sub>	- -	0.83 0.88 0.75	1.1 1.2 -	Vdc	
Reverse Recovery Time		t <sub>rr</sub>	-	30	-	ns	
	(I <sub>S</sub> = 6.0 Adc, V <sub>GS</sub> = 0 Vdc, dI <sub>S</sub> /dt = 100 A/μs)	ta	-	15	-		
			-	15	-		
Reverse Recovery Stored Charge		Q <sub>RR</sub>	-	0.02	-	μC	

8. Handling precautions to protect against electrostatic discharge is mandatory.

9. Indicates Pulse Test: Pulse Width =  $300 \ \mu s \ max$ , Duty Cycle = 2%.







GATE-TO-SOURCE OR DRAIN-TO-SOURCE VOLTAGE (VOLTS)

Figure 7. Capacitance Variation


Figure 8. Gate-To-Source and Drain-To-Source Voltage versus Total Charge



## DRAIN-TO-SOURCE DIODE CHARACTERISTICS



Safe Operating Area






#### 1 Rthja(t), EFFECTIVE TRANSIENT THERMAL RESISTANCE ĦĦ D = 0.50.2 0.1 0.1 0.05 P<sub>(pk)</sub> 0.02 $\begin{array}{l} R_{\theta JC}(t) = r(t) \; R_{\theta JC} \\ D \; CURVES \; APPLY \; FOR \; POWER \end{array}$ 0.01 0.01 # PULSE TRAIN SHOWN READ TIME AT t1 $\mathbf{H}$ t<sub>1</sub> t₂ → $T_{J(pk)} - T_C = P_{(pk)} R_{\Theta JC}(t)$ DUTY CYCLE, $D = t_1/t_2$ SINGLE PULSE 0.001 11111 11111 1.0E-05 1.0E-04 1.0E-03 1.0E-02 1.0E-01 1.0E+00 1.0E+01 1.0E+02 1.0E+03 t, TIME (s)

## **TYPICAL ELECTRICAL CHARACTERISTICS**

Figure 13. Thermal Response

#### PACKAGE DIMENSIONS

SO-8 CASE 751-07 **ISSUE AB** 




NOTES:

- DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
  CONTROLLING DIMENSION: MILLIMETER.
  DIMENSION A AND B DO NOT INCLUDE MOLD PROTRUSION.
  MAXIMUM MOLD PROTRUSION 0.15 (0.006)

- PER SIDE.
- 5. DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.127 (0.005) TOTAL IN EXCESS OF THE D DIMENSION AT
- MAXIMUM MATERIAL CONDITION. 751–01 THRU 751–06 ARE OBSOLETE. NEW 6 STANDARD IS 751-07.

	MILLIN	IETERS	INCHES		
DIM	MIN	MAX	MIN	MAX	
Α	4.80	5.00	0.189	0.197	
В	3.80	4.00	0.150	0.157	
С	1.35	1.75	0.053	0.069	
D	0.33	0.51	0.013	0.020	
G	1.27	7 BSC	0.050 BSC		
Н	0.10	0.25	0.004	0.010	
L	0.19	0.25	0.007	0.010	
Κ	0.40	1.27	0.016	0.050	
М	0 °	8 °	0 °	8 °	
Ν	0.25	0.50	0.010	0.020	
s	5.80	6.20	0.228	0.244	



GATE 1 2. 3 SOURCE 2 4. GATE 2

SOURCE 1

STYLE 11: PIN 1

- DRAIN 2 5.
- 6. DRAIN 2 7. DRAIN 1
- DRAIN 1 8

\*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ON Semiconductor and in the registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights or the rights of others. SCILLC products are not designed, intended, or authorized for use a components in systems intended for surgical implant into the body, or other applications Intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

#### PUBLICATION ORDERING INFORMATION

#### LITERATURE FULFILLMENT

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303–675–2176 or 800–344–3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

Japan: ON Semiconductor, Japan Customer Focus Center 2-9-1 Kamimeguro, Meguro-ku, Tokyo, Japan 153-0051 Phone: 81-3-5773-3850

ON Semiconductor Website: http://onsemi.com

Order Literature: http://www.onsemi.com/litorder

For additional information, please contact your local Sales Representative.