National Semiconductor

PC87410 PCI-IDE Interface Controller

General Description

The PCI-IDE Interface Controller is designed to interface the IDE drive directly onto the PCI bus. It provides write posting and read pre-fetches, allowing the CPU to run concurrently with IDE cycles. It connects IDE drives "gluelessly" into the PCI bus and supports faster ATA devices using modes 1, 2 and 3 through PIO accesses. It supports dual IDE channels for up to four drives, and works seamlessly with the National Semiconductor's SuperI/OTM family of products.

A full suite of software drives included with device are fully tested with DOS 5.0-6.x, Windows 3.x-4.x, Windows NT, OS/2 2.x, Novell Netware 3.1x-4.x, and SCO UNIX 3.x.

Key Features

- Fully compatible with PCI specifications rev 2.0 (April, 1993)
- Programmable Base Address registers
- Interfaces with the 32 bits PCI local bus to IDE drives
- Support IDE PIO timing mode 0, 1, 2 of ANSI ATA specifications

Block Diagram

- Support Mode 3 (11 MB/s) timing proposal on enhanced IDE (IDE-2 or ATA-2) specifications
- Two IDE-2 channel supported (each channel supports 2 devices)
- Supports primary IDE or secondary IDE address
- 16-Byte FIFO provide 4-level Posted Write and Read ahead buffers per channel for concurrent system operation
- Programmable command and recovery timing for reads and writes per channel
- Independent timings for command registers and data registers
- Slew rate controlled output directly interface with IDE devices
- Supports either IRQ14/15 or INTA#/B#
- Hardware and Software chip enable/disable capability
- 100 pin PQFP package, NO other glue logic needed and 12 mA transceivers are built in



TRI-STATE® is a registered trademark of National Semiconductor Corporation. SuperI/O™ is a trademark of National Semiconductor Corporation

© 1995 National Semiconductor Corporation TL/F/12073

RRD-B30M75/Printed in U. S. A.

October 1994

Absolute Maximum Ratings 5V ± 10%

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage (V _{DD})	-0.5V to +7.0V
Input Voltage (VI)	$-0.5V$ to $V_{\mbox{\scriptsize DD}}$ $+0.5V$
Output Voltage (V _O)	-0.5V to V _{DD} $+0.5V$
Storage Temperature (T _{STG})	-65°C to +165°C
Lead Temperature (T _L) (Soldering, 10 seconds)	+260°C

Recommended Operating Conditions

	Min	Тур	Max	Units
Supply Voltage	4.5	5.0	5.5	V
Operating Temperature (T _A)	0		+70	°C

DC Electrical Characteristics

Symbol	Parameter	Conditions	Min	Тур	Мах	Units
VIL	Input Low Voltage					
	CMOS				0.3V _{DD}	V
	TTL				0.8	V
V _{IH}	Input High Voltage					
	CMOS		0.7 V _{DD}			V
	TTL		2.0			V
IIH	Input High Current	$V_{IN} = V_{DD}$	-10		10	μΑ
	Input with Pull-Down	$V_{IN} = V_{DD}$	10		200	μΑ
կլ	Input Low Current	$V_{\text{IN}} = V_{\text{SS}}$	-10		10	μA
	Input with Pull-Down	$V_{\text{IN}} = V_{\text{SS}}$	-200		-10	μΑ
V _{OH}	Туре В8	$I_{OH} = 8 \text{ mA}$	2.4			V
	Type B12	$I_{OH} = 12 \text{ mA}$	2.4			V
V _{OL}	Туре В8	$I_{OL} = 8 \text{ mA}$			0.4	V
	Type B12	$I_{OL} = 12 \text{ mA}$			0.4	V
I _{OZ}	Output TRI-STATE Leakage Current	$V_{OH} = V_{SS}$ or V_{DD}	-10		10	μΑ
IDD	V _{DD} Average Supply Current	No Load			10	mA





Pin De	scription		PCI Interface	
Name	Туре	IOL	Description	
AD[31:0]	I/O 8 mA MULTIPLEXED ADDRESS AND DATA. The direction of t below: Phase		MULTIPLEXED ADDRESS AND DATA. The direction of these pins are defined below: Phase	
			Address Phase input Data Phase Read output	
			Write input	
C/BE [3:0]	1		COMMAND/BYTE ENABLE are multiplexed Bus command and Byte enables.	
PAR	1/0	8 mA	PARITY is even parity across AD[31:0] and C/BE[3:0]. PAR is an input during writes and an output during reads.	
FRAME#	I		CYCLE FRAME is driven by the initiator to indicate the beginning and duration of an access.	
TRDY#	O/TRI-STATE®	12 mA	TARGET READY indicates that the current data phase of the transaction is ready to be completed.	
IRDY#	I		INITIATOR READY indicates that the initiator is ready to complete the current data phase of the transaction.	
STOP#	O/TRI-STATE	8 mA	STOP indicates that the current target is requesting the initiator to stop the current transaction.	
DEVSEL#	O/TRI-STATE	8 mA	DEVICE SELECT, when actively drive, indicates the driving device has decoded its adderss as the target of the current access.	
IDSEL	I		INITIALIZATION DEVICE SELECT is used as a chip select during configuration read and write transactions.	
PERR#	O/TRI-STATE	8 mA	PARITY ERROR is used for reporting data parity errors during all PCI transactions except a Special Cycle. PERR # is an output during writes and an input during reads.	
SERR#	O/TRI-STATE	8 mA	SYSTEM ERROR is used for reporting address parity errors, data parity errors on the Special Cycle command, or any other system error where the result will be castrophic. When reporting address parity errors, SERR# is an output. When reporting data parity errors for the Special Cycle command, SERR# is an output during writes and an input during needs.	
INTA#, B#	O/TRI-STATE	8 mA, Slew Rate Control	INTERRUPT. Interrupt request A and B	
CLK	- 1		CLOCK. Up to 33 MHz PCI Clock	
RST#	1		RESET. PCI Reset	
Power	and Ground	d		
Na	me	Туре	Description	
GN	D	I	V _{SS} or GROUND	
V _C	c	I	V_{DD} or $+5V$. Power to PCI buffers, core and IDE buffers.	
GN	DC	I _INT (Pin 48) and r	V _{SS} or GROUND V _{DD} or + 5V. Power to PCI buffers, core and IDE buffers.	

Pin Desc	ription (Cont	inued)	IDE Interface
Name	Туре	IOL	Description
IDED[15:0]	I/O	12 mA, Slew Rate Control	DRIVE DATA BUS. This is an 8- or 16-bit bi-direction data between the PCI-IDE chip and the drive. The lower 8 bits are used for 8-bit transfers (e.g. command registers, ECC bytes).
CH0_DA[2:0]	0	12 mA, Slew Rate Control	CHANNEL 0 ADDRESS LINES. This is the 3-bit binary coded address asserted by the host to access a register or data port in the drive.
CH1_DA [2:0]	0	12 mA, Slew Rate Control	CHANNEL 1 ADDRESS LINES. This is the 3-bit binary coded address asserted by the host to access a register or data port in the drive.
IORDY0	I		CHANNEL 0 I/O CHANNEL READY. This signal is negated to extend the disk transfer cycle of any register access (read or write) when the drive is not ready to respond to a data transfer request.
IORDY1	I		CHANNEL 1 I/O CHANNEL READY. This signal is negated to extend the disk transfer cycle of any register access (read or write) when the drive is not ready to respond to a data transfer request.
CH0_IOR#	0	12 mA, Slew Rate Control	CHANNEL 0 I/O READ. This is the read strobe signal. The falling edge of CH0IOR # enables data from a register or the data port of the drive onto the PCI bus.
CH0_IOW#	0	12 mA, Slew Rate Control	Channel 0 I/O Read. This is the write strobe signal. The rising edge of CH0 IOW # clocks data from the PCI-IDE chip into the register or the data port of the drive.
CH1_IOR#	0	12 mA, Slew Rate Control	CHANNEL 1 I/O READ. This is the read strobe signal. The falling edge of the CH1IOR # enables data from a register or the data port of the drive onto the PCI bus.
CH1_IOW#	0	12 mA, Slew Rate Control	CHANNEL 1 I/O WRITE. This is the write strobe signal. The rising edge of CH1IOW # clocks data from the PCI-IDE chip into the register or the data port of the drive.
HDDRST#	0	12 mA, Slew Rate Control	DRIVE RESET. This signal from the PCI-IDE chip is triggered by RST# or under software control which generates IDE reset for a min time of 62 μ s.
CH0CS1 <i>#</i> , CH0CS3 <i>#</i>	0	12 mA, Slew Rate Control	CHANNEL 0 CHIP SELECT 1 AND 3. CH0CS1# is the chip select signal to select the Command Block Register. CH0CS3# is the chip select signal to select the Control Block Register.
CH1_CS1#, CH1_CS3#	0	12 mA, Slew Rate Control	CHANNEL 1 CHIP SELECT 1 AND 3. CH1CS1# is the chip select signal to select the Command Block Registers. CH1CS3# is the chip select to select the Control Block Registers.
CH0_INT CH1_INT	I		CHANNEL INTERRUPTS. These signals are used to interrupt the host system. CH0INT is asserted only when the drive(s) on channel 0 has a pending interrupt, and the host has cleared nIEN in the Device Control Register. CH1 INT is asserted only when the drive(s) on channel 1 has a pending interrupt, and the host has cleared nIEN in the Device Control Register.
ENABLE	I		CHIP ENABLE PIN. Logic low will disable this chip. If this pin is tied to Logic High or not connected then the chip is enabled.
HEADER	1		HEADER PIN. See page 13.
IRQ14	O/TRI-STATE	8 mA, Slew Rate Control	The output of this pin is equivalent to ISA IRQ14 if HEADER is "not connected" or Logic High. However, this pin will go to TRI-STATE if HEADER is tied to Logic low.
IRQ15	O/TRI-STATE	8 mA, Slew Rate Control	The output of this pin is equivalent to ISA IRQ15 if HEADER is "Not connected" or Logic High. However, this pin will go to TRI-STATE if HEADER is tied to Logic low.
			6

Conf	igura	tion Registers The configuration register map is shown in Table I.
		TABLE I
Reg. # (in HEX)	R/W	Description
00	R	VENDOR ID (100Bh)
02-3	R	DEVICE ID (D001h)
04-5	R/W	COMMAND REGISTER. The command register provides coarse control over a device's ability to generate and respond to PCI cycles. bit 0—controls the response to the I/O space accesses specified in the Base Address Register. Default value is determined by the ENABLE pin. 1: Chip enable 0: Chip enable bit 6— allows the controller to detect parity errors on the PCI bus and report these errors to the system. 1: enable parity checking 0: disable parity checking (default) bit 8—allows the controller to detect system errors on the PCI bus and report these errors to the system. 1: enable system error checking 0: disable system error checking (default) STATUS REGISTER. This register is used to record status information for PCI bus related events. "Beads"
06	H7W	STATUS REGISTER. This register is used to record status information for PCI bus related events. "Heads" from this register behaves normally. However, "write" to this register is slightly different respect to the ordinary register. This register can be reset but not set. In order to reset this register, a logical High need to write to the corresponding bit. For details, please check P.156 of the PCI specification 2.0 (April 30, 1993). bit 9–10: These bit encode the timing of DEVSEL#. (read only) 00: fast 01: medium, Default bit 14: 1 means system error bit 15: This bit will be set by a device whenever that device detects a data parity error. This bit is disabled when parity error handling is disabled. A logical one means detection of parity error. Please check P. 157 of the PCI specification 2.0 (April 30, 1993)
Reg. #	R/W	Description
08	R	REV. ID (00h)
09	R	PROGRAMMING INTERFACE, default is 00h
0A	R	SUB-CLASS CODE, default is 01h (means IDE controller)
0B	R	BASIC CLASS CODE, default is 01h (means mass storage)
0C-0D		Not Used
0E	R	HEADER TYPE, default is 00h
10-13	R/W	BASE ADDRESS REGISTERS 0. For Primary IDE Data Control Ports (Default: 000001F0h-000001F7h) bit0: fixed to 1 bit1: fixed to 0 bit2: fixed to 0
14–17	R/W	BASE ADDRESS REGISTERS 1. For Primary IDE Control Status Ports (Default: 000003F6h) Note: only "3F6" byte is accessible bit0: fixed to 1 bit1: fixed to 0
18–1B	R/W	BASE ADDRESS REGISTER 2. For Secondary IDE Data Control Ports. (Default: 00000170h-0000177h) bit0: fixed to 1 bit1: fixed to 0 bit2: fixed to 0
1C-1F	R/W	BASE ADDRESS REGISTER 3. For Secondary IDE Control Status Ports. (Default: 00000376h) Note: only "376" byte is accessible bit0: fixed to 1 bit1: fixed to 0

			TABLE I (Continued)	
Reg. # (in HEX)	R/W		Description	
20–27		Not used.		
3C	R/W	INTERRUPT LINE, de	fault is 0Eh	
3D	R	INTERRUPT PIN Default is 00h if HEAD Default is 01h if HEAD	ER pin is HIGH ER pin is LOW	
3E-3F		Not used		
40		IDE CHANNEL 0 TIMI Default is set at B5H. (NG CONTROL REGISTER. This register is the cycle Note 1)	e control register for 1F0h port.
		bit 7, 6:	address/chip select setup time	
		00	1 PCI clk	
		01	2 PCI clk	
		10	3 PCI clk	(default)
		11	4 PCI clk	
		bit 5 4 3:	address/chip select/write data h	hold time
		000	1 PCI clk	
		001	2 PCI clk	
		010	3 PCI clk	
		011	4 PCI clk	
		100	5 PCI clk	
		101	6 PCI clk	
				(default)
		hit 2 1 0:	12 POI CIK	
				(Note 3)
		000		(Note 3)
		010		
		011	5 PCI clk	
		100	6 PCI clk	
		101	8 PCI clk	(default)
		110	12 PCI clk	(
		111	16 PCI clk	
41	W/O	IDE CHANNEL 0 REA	D-AHEAD COUNTER, LOW BYTE.	
		It provides values for lo	bading bit0-bit/ of read-ahead counter.	
		bitt: bitt of the rea	au-aneda counter	
		bit? bit? of the rea	anead counter	
		bit2 bit2 of the rea	au-aneau counter	
		hit4: hit4 of the roo	ad-ahead counter	
		hit5: hit5 of the rea	ad—ahead counter	
		bit6 bit6 of the rea	ad—ahead counter	
		bit7: bit7 of the rea	ad—ahead counter	
42	Bit 7 is	IDE CHANNEL 9 REA	D_AHEAD COUNTER, HIGH BYTE.	
	R/W,	It provides values for lo	pading bit8-bit9 read_ahead counter.	
	others	bit0: bit8 of the rea	ad—ahead counter	
	are W/O	bit1: bit9 of the rea	ad—ahead counter	
		bit7: read—ahead	tunction control	
		1: enable		
		U: disable (de	tauit)	

	I		TABLE I	(Continued)
Reg. # (in HEX)	R/W			Description
43		IDE CHA	ANNEL 0 FUNCTION REGISTER.	
		bit3:	channel 0 I/O decode enable bit	
			1: enable (default)	
			0: disable	
		bit2:	IORDY0 function control	
			1: enable	
		bit1.	CH0 INT status (read only)	
		DILT.	1: interrunt pending	
			0: no interrupt pending	
		bit0:	CH0 INT request to be masked	or not
			1: be masked	
			0: not be masked (default)	
44		IDE CHA	ANNEL 1 TIMING CONTROL REGIS	TER. This register is the cycle control register for 170h port.
		Default is	s set at B5h. (Note 1)	
		DIT 7, 6:	address/cnip select setup time	
		01	2 PCI dk	
		10	3 PCI clk	(default)
		11	4 PCI clk	
		bit 5 4 3:	address/chip select/write data ho	old time
		000	1 PCI clk	
		001	2 PCI clk	
		010	3 PCI clk	
		011	4 PCI clk	
		100	5 PCI clk	
		101	6 PCI clk	
		110	8 PCI clk	(default)
		111	12 PCI CIK	
		000		
		010	4 PCI clk	
		011	5 PCI clk	
		100	6 PCI clk	
		101	8 PCI clk	(default)
		110	12 PCI clk	
		111	16 PCI clk	
45	w/o	IDE CHA	ANNEL 1 READ—AHEAD COUNTE	R, LOW BYTE.
		It provide	es values for loading bit0-bit7 of rea	d_ahead counter.
		bit0:	bit0 of the read_ahead counter	
		bit1:	bit1 of the read_ahead counter	
		DIT2:	bit2 of the read_anead counter	
		bit4:	bits of the read_ahead counter	
		bit5	bits of the read abead counter	
		bit6	bit6 of the read ahead counter	
		bit7:	bit7 of the read_ahead counter	

Conf	Configuration Registers The configuration register map is shown in Table I. (Continued)				
		TABLE I (Continued)			
Reg. # (in HEX)	R/W	Description			
46	Bit 7 is R/W, others are W/O	IDE CHANNEL 1 READ_AHEAD COUNTER, HIGH BYTE. It provides values for loading bit8-bit9 of read_ahead counter bit0: bit8 of the read_ahead counter bit1: bit9 of the read_ahead counter bit7: read_ahead function control 1: enable 0: disable (default)			
47		IDE CHANNEL 1 FUNCTION REGISTER.			
		bit3: channel 1 I/O decode enable bit 1: enable (default) 0: disable			
		1: enable 0: disable (default)			
		bit1: CH1—INT status (read only) 1: interrupt pending 0: no interrupt pending			
		bit0: CH1—INT request to be masked or not 1: be masked 0: not be masked (default)			
48		PCI CONTROL REGISTER.			
		bit3: host posted write cycle timing select 1: min. 1 wait state (default) 0: min. 0 wait state (Note 2) bit2: active HDDRST # output active control 1: activate HDDRST # (default) 0: No action			
		bit1: DEVSEL # timing select 1: medium (default) 0: fast			
		bit0: Header for IDE support on PCI is present or not 1: present 0: absent, Default Values is determined by the "Header Pin"			
49-4F		Not used.			
Note 1: To Note 2: W Note 3: If If r	otal cycle time hen 0 wait stat register 40 is 0 register 44 is 0	is calculated by adding setup time, hold time, and active time plus 1 clk. ie is used then DEVSEL# timing select bit should be set to 0 (fast). 0, then IORDY0 should be disabled. 0, then IORDY1 should be disabled.			

Condition	Outcome
When chip is disabled (HEADER is "don't care") and the setting of channel 0/1 I/O base register setting is "don't care"	IRQ14: off IRQ15: off INTA#: off INTB#: off ¹⁶
HEADER is absent (Note 1), chip is enabled and the setting of channel 0/1 I/O base register setting is "don't care"	IRQ14: off IRQ15: off INTA #: inversion of CH0_INT, if CH0_INT is not masked by the bit0 of register 43h. Otherwise, it is at TRI-STATE. INTB #: inversion of CH1_INT, if CH1_INT is not masked by the bit0 of register 47h. Otherwise, it is at TRI-STATE.
HEADER is present, chip is enabled Channel 0 I/O is set at "primary IDE port"	IRQ14: same value of CH0_INT, if CH0_INT is not masked by the bit0 of register 43h. Otherwise, it is at TRI-STATE.
HEADER is present, chip is enabled Channel 0 I/O is set at "other I/O port"	INTA #: inversion of CH0_INT, if CH0_INT is not masked by the bit0 of register 43h. Otherwise, it is at TRI-STATE. IRQ14: off
HEADER is present, chip is enabled Channel 1 I/O is set at "secondary IDE port"	IRQ15: same value of CH1_INT, if CH1_INT is not masked by the bit0 of register 47h. Otherwise, it is at TRI-STATE.
HEADER is present, chip is enabled Channel 1 I/O is set at "other I/O port"	INTA #: inversion of CH1_INT, if CH1_INT is not masked by the bit0 of register 47h. Otherwise, it is at TRI-STATE. IRQ15: TRI-STATE
HEADER is present, chip is enabled Channel 0 is not primary port and Channel 1 is not secondary port	IRQ14: TRI-STATE IRQ15: TRI-STATE INTA #: Inversion of ORed value of CH0_INT and CH1_INT, if none of the CH0_INT and CH1_INT is masked by the bit0 of their respective registers. Otherwise, it is at TRI-STATE.
2 II	

Symbol	Parameter	Conditions	Min	Мах	Unit
tO	CLK period		30		ns
t1	PCI signals input setup time (Note)		7		ns
t2	PCI signals CLK to output valid		6	12	ns
t3	CLK to CHx_DA[2:0], CHx_CS1, 3#, CHx_IOR#, CHx_IOW#, IDE_D[15:0] valid		6	15	ns
t4	IORDYx setup time to CLK rising		6		ns
t5	IORDYx hold time from CLK rising		0		ns
t6	CHx_DA[2:0], CHx_CS1, 3 # setup time to CHx_IOR #, CHx_IOW # falling		1	4	CLK
t7	CHx_IOR #, CHx_IOW # active pulse width		2	16	CLK
t8	CHx_DA[2:0], CHx_CS1, 3 # hold time from CHx_IOR #, Chx_IOW # rising		1	12	CLK
t9	IDED[15:0] read data setup time to CLK rising		10		ns
t10	IDED[15:0] read data hold time from CLK rising		0		ns
t11	CLK to AD[31:0] read data valid delay		0	14	ns
t12	CHx_DA[2:0], CHx_CS1, 3 # setup time to CHx_IOR #, CHx_IOW # falling (Non Data Cycle)		4	4	CLK
t13	CHx_DA[2:0], CHx_CS1, 3 # hold time from CHx_IOR # , CHx_IOW # rising (Non Data Cycle)		5	6	CLK
t14	CHx_IOR #, CHx_IOW #, active pulse width (Non Data Cycle)		15	16	CLK











National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.

PC87410 PCI-IDE Interface Controller