

# SINGLE-ENDED, ANALOG-INPUT 24-BIT, 96-kHz STEREO A/D CONVERTER

# FEATURES

- 24-Bit Delta-Sigma Stereo A/D Converter
- Single-Ended Voltage Input: 3 Vp-p
- Oversampling Decimation Filter:
  - Oversampling Frequency: x64, x128
  - Pass-Band Ripple: ±0.05 dB
  - Stop-Band Attenuation: -65 dB
  - On-Chip High-Pass Filter: 0.84 Hz (44.1 kHz)
- High-Performance:
  - THD+N: -95 dB (Typically)
  - SNR: 103 dB (Typically)
  - Dynamic Range: 103 dB (Typically)
- PCM Audio Interface:
  - Master/Slave Mode Selectable
  - Data Formats:
    - 24-Bit Left-Justified
    - 24-Bit I<sup>2</sup>S
    - 20-, 24-Bit Right-Justified
- Sampling Rate: 16 kHz to 96 kHz
- System Clock: 256 f<sub>s</sub>, 384 f<sub>s</sub>, 512 f<sub>s</sub>, 768 f<sub>s</sub>
- Dual Power Supplies: 5 V for Analog, 3.3 V for Digital
- Package: 20-Pin SSOP

# APPLICATIONS

- AV Amplifier Receiver
- MD Player
- CD Recorder
- Multitrack Receiver
- Electric Musical Instrument

# DESCRIPTION

The PCM1803A is high-performance, low-cost, single-chip stereo analog-to-digital converter with single-ended analog voltage input. The PCM1803A uses a delta-sigma modulator with 64- and 128-times oversampling, and includes a digital decimation filter and high-pass filter, which removes the dc component of the input signal. For various applications, the PCM1803A supports master and slave modes and four data formats in serial interface. The PCM1803A is suitable for a wide variety of cost-sensitive consumer applications where good performance and operation from a 5-V analog supply and 3.3-V digital supply are required. The PCM1803A is fabricated using a highly advanced CMOS process and is available in a small 20-pin SSOP package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

System Two, Audio Precision are trademarks of Audio Precision, Inc. All other trademarks are the property of their respective owners.

# PCM1803A




#### SLES142A-JUNE 2005-REVISED AUGUST 2006



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.



# **DEVICE INFORMATION**

#### **TERMINAL FUNCTIONS**

TEF	RMINAL	I/O	DESCRIPTION
NAME	NO.	1/0	DESCRIPTION
AGND	6	-	Analog GND
BCK	11	I/O	Audio data bit clock input/output <sup>(1)</sup>
BYPAS	8	I	HPF bypass control. LOW: Normal mode (dc reject); HIGH: Bypass mode (through) <sup>(2)</sup>
DGND	13	-	Digital GND
DOUT	12	0	Audio data digital output
FMT0	17	I	Audio data format select input 0. See Data Format section. <sup>(2)</sup>
FMT1	18	I	Audio data format select input 1. See Data Format section. <sup>(2)</sup>
LRCK	10	I/O	Audio data latch enable input/output (1)
MODE0	19	I	Mode select input 0. See Data Format section. (2)
MODE1	20	I	Mode select input 1. See Data Format section. (2)
OSR	16	I	Oversampling ratio select input. LOW: x64 $\rm f_S,$ HIGH: x128 $\rm f_S$ $^{(2)}$
PDWN	7	I	Power-down control, active-low <sup>(2)</sup>
SCKI	15	I	System clock input: 256 $f_S,384$ $f_S,512$ $f_S,or$ 768 $f_S$ $^{(3)}$
TEST	9	I	Test, must be connected to DGND <sup>(2)</sup>
V <sub>CC</sub>	5	-	Analog power supply, 5-V
V <sub>DD</sub>	14	-	Digital power supply, 3.3-V
V <sub>IN</sub> L	1	I	Analog input, L-channel
V <sub>IN</sub> R	2	Ι	Analog input, R-channel
V <sub>REF</sub> 1	3	-	Reference-voltage-1 decoupling capacitor
V <sub>REF</sub> 2	4	-	Reference-voltage-2 decoupling capacitor

(1) Schmitt-trigger input

(2) Schmitt-trigger input with internal pulldown (50 kΩ, typically), 5-V tolerant

(3) Schmitt-trigger input, 5-V tolerant

# ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

Supply voltage	V <sub>cc</sub>	-0.3 V to 6.5 V
Supply voltage	V <sub>DD</sub>	–0.3 V to 4 V
Ground voltage differences	AGND, DGND	±0.1 V
Digital input voltage, V <sub>I</sub>	LRCK, BCK, DOUT	-0.3 V to (V <sub>DD</sub> + 0.3 V) < 4 V
Digital input voltage, V <sub>I</sub>	PDWN, BYPAS, TEST, SCKI, OSR, FMT0, FMT1, MODE0, MODE1	–0.3 V to 6.5 V
Analog input voltage, V <sub>I</sub>	V <sub>IN</sub> L, V <sub>IN</sub> R, V <sub>REF</sub> 1, V <sub>REF</sub> 2	-0.3 V to (V <sub>CC</sub> + 0.3 V) < 6.5 V
Input current, I <sub>I</sub>	Any pins except supplies	±10 mA
Ambient temperature under bias, T <sub>bias</sub>		-40°C to 125°C
Storage temperature, T <sub>stg</sub>		–55°C to 150°C
Junction temperature, T <sub>J</sub>		150°C
Lead temperature (soldering)		260°C, 5 s
Package temperature (IR reflow, peak)		260°C

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

# **RECOMMENDED OPERATING CONDITIONS**

over operating free-air temperature range

		MIN	NOM	MAX	UNIT
Analog supply voltage, $V_{CC}$		4.5	5	5.5	V
Digital supply voltage, V <sub>DD</sub>		2.7	3.3	3.6	V
Analog input voltage, full-scale (-0	dB)		3		Vp-p
Digital input logic family			TTL		
gital supply voltage, V <sub>DD</sub> nalog input voltage, full-scale (-0 dB) gital input logic family gital input clock frequency gital output load capacitance	System clock	8.192		49.152	MHz
Digital input clock frequency	Sampling clock	32		96	kHz
Digital output load capacitance				20	pF
Operating free-air temperature, $T_A$		-25		85	°C

# **ELECTRICAL CHARACTERISTICS**

All specifications at  $T_A = 25^{\circ}$ C,  $V_{CC} = 5$  V,  $V_{DD} = 3.3$  V, master mode,  $f_S = 44.1$  kHz, system clock = 384  $f_S$ , oversampling ratio = x128, 24-bit data (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
	Resolution			24		Bits
DATA F	ORMAT		F			
	Audio data interface format		Left-justifi	ed, I <sup>2</sup> S, right-j	ustified	
	Audio data bit length			20, 24		Bits
	Audio data format		MSB-fir	MSB-first, 2s complement		
s	Sampling frequency		16	44.1	96	kHz
		256 f <sub>S</sub>	4.096	11.2896	24.576	
	System clock frequency	384 f <sub>S</sub>	6.144	16.9344	36.864	MHz
		512 f <sub>S</sub>	8.192	22.5792	49.152	IVINZ
		768 f <sub>S</sub>	12.288	33.8688	-	
NPUT I	LOGIC					
/ <sub>IH</sub> <sup>(1)</sup>	Input logic-level voltage		2		V <sub>DD</sub>	
/ <sub>IL</sub> (1)			0		0.8	Vdc
/ <sub>IH</sub> <sup>(2)(3)</sup>			2		5.5	Vac
/ <sub>IL</sub> <sup>(2)(3)</sup>			0		0.8	
H <sup>(1)(2)</sup>		V <sub>IN</sub> = V <sub>DD</sub>			±10	
IL <sup>(1)(2)</sup>		V <sub>IN</sub> = 0			±10	
IH <sup>(3)</sup>	Input logic-level current	V <sub>IN</sub> = V <sub>DD</sub>		65	100	μA
IL <sup>(3)</sup>		V <sub>IN</sub> = 0			±10	
OUTPU	T LOGIC		L.			
√ <sub>ОН</sub> <sup>(4)</sup>		$I_{OUT} = -4 \text{ mA}$	2.8			) ( d a
/ <sub>OL</sub> <sup>(4)</sup>	Output logic-level voltage	I <sub>OUT</sub> = 4 mA			0.5	Vdc
DC ACO	CURACY	·	· · · ·			
	Gain mismatch, channel-to-channel			±1	±3	% of FSI
	Gain error			±2	±4	% of FS
	Bipolar zero error	HPF bypass		±0.4		% of FS

(1) Pins 10-11: LRCK, BCK (Schmitt-trigger input, in slave mode)

(2) Pin 15: SCKI (Schmitt-trigger input, 5-V tolerant)

(3) Pins 7–9, 16–20: PDWN, BYPAS, TEST, OSR, FMT0, FMT1, MODE0, MODE1 (Schmitt-trigger input, with 50-kΩ typical pulldown resistor, 5-V tolerant)

(4) Pins 10-12: LRCK, BCK (in master mode), DOUT

**ELECTRICAL CHARACTERISTICS (continued)** 

All specifications at  $T_A = 25^{\circ}$ C,  $V_{CC} = 5$  V,  $V_{DD} = 3.3$  V, master mode,  $f_S = 44.1$  kHz, system clock = 384  $f_S$ , oversampling ratio = x128, 24-bit data (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
DYNAMIC	C PERFORMANCE <sup>(5)</sup>					
		$V_{IN} = -0.5 \text{ dB}, \text{ f}_{S} = 44.1 \text{ kHz}$		-95	-89	
	Total homeonic distortion , point	$V_{IN} = -0.5 \text{ dB}, \text{ f}_{S} = 96 \text{ kHz}^{(6)}$		-93		٦D
THD+N	Total harmonic distortion + noise	$V_{IN} = -60 \text{ dB}, \text{ f}_{S} = 44.1 \text{ kHz}$		-41		dB
		$V_{IN} = -60 \text{ dB}, f_S = 96 \text{ kHz}^{(6)}$		-41		
	Dimensio non se	f <sub>S</sub> = 44.1 kHz, A-weighted	100	103		
	Dynamic range	$f_S = 96 \text{ kHz}, \text{ A-weighted}^{(6)}$		103		dB
		f <sub>S</sub> = 44.1 kHz, A-weighted	100	103		٦Ŀ
SNR	Signal-to-noise ratio	f <sub>S</sub> = 96 kHz, A-weighted <sup>(6)</sup>		103		dB
		f <sub>S</sub> = 44.1 kHz	95	98		
	Channel separation	f <sub>S</sub> = 96 kHz <sup>(6)</sup>		99		dB
ANALOG	INPUT					
VI	Input voltage			0.6 V <sub>CC</sub>		Vp-p
	Center voltage (V <sub>REF</sub> 1)			0.5 V <sub>CC</sub>		V
	Input impedance			40		kΩ
DIGITAL	FILTER PERFORMANCE		ц			
	Pass band				0.454 f <sub>S</sub>	Hz
	Stop band		0.583 f <sub>S</sub>			Hz
	Pass-band ripple				±0.05	dB
	Stop-band attenuation		-65			dB
t <sub>GD</sub>	Group delay time			17.4/f <sub>S</sub>		S
	HPF frequency response	–3 dB		0.019 f <sub>S</sub>		mHz
POWER	SUPPLY REQUIREMENTS		ц			
V <sub>CC</sub>			4.5	5	5.5	Vdc
V <sub>DD</sub>	Supply voltage range		2.7	3.3	3.6	Vdc
				7.7	10	mA
I <sub>CC</sub>		Power down <sup>(8)</sup>		5		μA
	Supply current <sup>(7)</sup>	f <sub>S</sub> = 44.1 kHz		6.5	9	mA
I <sub>DD</sub>		f <sub>S</sub> = 96 kHz <sup>(6)</sup>		11.7		mA
		Power down <sup>(8)</sup>		1		μA
		f <sub>S</sub> = 44.1 kHz		60	80	mW
	Power dissipation	f <sub>S</sub> = 96 kHz <sup>(6)</sup>		77		mW
		Power down <sup>(8)</sup>		28		μW
TEMPER	ATURE RANGE	I				•
T <sub>A</sub>	Operating free-air temperature		-40		85	°C
θ <sub>JA</sub>	Thermal resistance	20-pin SSOP		115		°C/W

(5) Analog performance specifications are tested using the System Two<sup>™</sup> audio measurement system by Audio Precision<sup>™</sup>, using 400-Hz HPF, 20-kHz LPF in rms mode.


(6)  $f_S = 96$  kHz, system clock = 256  $f_S$ , oversampling ratio = x64. (7) Minimum load on DOUT (pin 12), BCK (pin 11), LRCK (pin 10) (8) Halt SCKI, BCK, LRCK



# TYPICAL PERFORMANCE CURVES OF INTERNAL FILTER

All specifications at  $T_A = 25^{\circ}$ C,  $V_{CC} = 5$  V,  $V_{DD} = 3.3$  V, master mode,  $f_S = 44.1$  kHz, system clock = 384  $f_S$ , oversampling ratio = ×128, 24-bit data (unless otherwise noted)

# **Decimation Filter Frequency Response**



# $\begin{array}{c} & & & & \\ & & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ &$

#### **OVERALL CHARACTERISTICS**








Figure 2.



# **TYPICAL PERFORMANCE CURVES OF INTERNAL FILTER (continued)**

All specifications at  $T_A = 25^{\circ}$ C,  $V_{CC} = 5$  V,  $V_{DD} = 3.3$  V, master mode,  $f_S = 44.1$  kHz, system clock = 384  $f_S$ , oversampling ratio = x128, 24-bit data (unless otherwise noted)


## LOW-CUT FILTER FREQUENCY RESPONSE






# **TYPICAL PERFORMANCE CURVES**

All specifications at  $T_A = 25^{\circ}$ C,  $V_{CC} = 5$  V,  $V_{DD} = 3.3$  V, master mode,  $f_S = 44.1$  kHz, system clock = 384  $f_S$ , oversampling ratio = ×128, 24-bit data (unless otherwise noted)




# **TYPICAL PERFORMANCE CURVES (continued)**

All specifications at  $T_A = 25^{\circ}$ C,  $V_{CC} = 5$  V,  $V_{DD} = 3.3$  V, master mode,  $f_S = 44.1$  kHz, system clock = 384  $f_S$ , oversampling ratio = x128, 24-bit data (unless otherwise noted)



# **OUTPUT SPECTRUM**




#### **OUTPUT SPECTRUM**




# **TYPICAL PERFORMANCE CURVES (continued)**

All specifications at  $T_A = 25^{\circ}$ C,  $V_{CC} = 5$  V,  $V_{DD} = 3.3$  V, master mode,  $f_S = 44.1$  kHz, system clock = 384  $f_S$ , oversampling ratio = x128, 24-bit data (unless otherwise noted)





SUPPLY CURRENT



# **DEVICE INFORMATION**

# SYSTEM CLOCK

The PCM1803A supports 256  $f_S$ , 384  $f_S$ , 512  $f_S$ , and 768  $f_S$  as the system clock, where  $f_S$  is the audio sampling frequency. The system clock must be supplied on SCKI (pin 15).


The PCM1803A has a system clock-detection circuit that automatically senses if the system clock is operating at 256  $f_S$ , 384  $f_S$ , 512  $f_S$ , or 768  $f_S$  in slave mode. In master mode, the system clock frequency must be selected by MODE0 (pin 19) and MODE1 (pin 20), and 768  $f_S$  is not available. The system clock is divided automatically into 128  $f_S$  and 64  $f_S$ , and these frequencies are used to operate the digital filter and the delta-sigma modulator.

Table 1 shows the relationship of typical sampling frequency and system clock frequency, and Figure 17 shows system clock timing.

	SYSTEM CLOCK FREQUENCY (MHz)					
SAMPLING FREQUENCY (kHz)	256 f <sub>S</sub>	384 f <sub>S</sub>	512 f <sub>S</sub>	768 f <sub>S</sub> <sup>(1)</sup>		
32	8.1920	12.2880	16.3840	24.5760		
44.1	11.2896	16.9344	22.5792	33.8688		
48	12.2880	18.4320	24.5760	36.8640		
64	16.3840	24.5760	32.7680	49.1520		
88.2	22.5792	33.8688	45.1584	-		
96	24.5760	36.8640	49.1520	_		

Table	1.	Sampling	Freau	uencv	and S	vstem	Clock	Fred	uencv
IUNIO	••	oumpring		aonoy		,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	0.000		aonoy

(1) Slave mode only



SYMBOL	PARAMETER	MIN	MAX	UNIT
t <sub>w(SCKH)</sub>	System clock pulse duration, HIGH	8		ns
t <sub>w(SCKL)</sub>	System clock pulse duration, LOW	8		ns

#### Figure 17. System Clock Timing

# **POWER-ON-RESET SEQUENCE**

The PCM1803A has an internal power-on-reset circuit, and initialization (reset) is performed automatically at the time when power-supply voltage ( $V_{DD}$ ) exceeds 2.2 V (typical). While  $V_{DD} < 2.2$  V (typical) and for 1024 system clock cycles after  $V_{DD} > 2.2$  V (typical), the PCM1803A stays in the reset state, and the digital output is forced to zero. The digital output becomes valid when a time period of 4480/f<sub>S</sub> has elapsed following release from the reset state. Figure 18 illustrates the internal power-on-reset timing and the digital output for power-on reset.




Figure 18. Internal Power-On-Reset Timing

# SERIAL AUDIO DATA INTERFACE

The PCM1803A interfaces the audio system through BCK (pin 11), LRCK (pin 10), and DOUT (pin 12).

#### INTERFACE MODE

The PCM1803A supports master mode and slave mode as interface modes, and they are selected by MODE1 (pin 20) and MODE0 (pin 19) as shown in Table 2.

In master mode, the PCM1803A provides the timing of serial audio data communications between the PCM1803A and the digital audio processor or external circuit. While in slave mode, the PCM1803A receives the timing for data transfers from an external controller.

MODE1	MODE0	INTERFACE MODE
0	0	Slave mode (256 $f_{S},384~f_{S},512~f_{S},768~f_{S})$
0	1	Master mode (512 f <sub>S</sub> )
1	0	Master mode (384 f <sub>S</sub> )
1	1	Master mode (256 f <sub>S</sub> )

 Table 2. Interface Mode

#### Master Mode

In master mode, BCK and LRCK work as output pins, and these pins are controlled by timing, which is generated in the clock circuit of the PCM1803A. The frequency of BCK is fixed at LRCK  $\times$  64. The 768-f<sub>S</sub> system clock is not available in master mode.

#### Slave Mode

In slave mode, BCK and LRCK work as input pins. The PCM1803A accepts the 64-BCK/LRCK or 48-BCK/LRCK format (only for 384  $f_s$  and 768  $f_s$  system clocks), not the 32-BCK/LRCK format.

#### DATA FORMAT


The PCM1803A supports four audio data formats in both master and slave modes, and the data formats are selected by FMT1 (pin 18) and FMT0 (pin 17) as shown in Table 3. Figure 19 illustrates the data formats in slave and master modes.

FORMAT	FMT1	FMT0	DESCRIPTION
0	0	0	Left-justified, 24-bit
1	0	1	l <sup>2</sup> S, 24-bit
2	1	0	Right-justified, 24-bit
3	1	1	Right-justified, 20-bit


**Table 3. Data Formats** 

# FORMAT 0: FMT[1:0] = 00


24-Bit, MSB-First, Left-Justified



#### FORMAT 1: FMT[1:0] = 01




#### FORMAT 2: FMT[1:0] = 10



## FORMAT 3: FMT[1:0] = 11

20-Bit, MSB-First, Right-Justified




T0016-11

Figure 19. Audio Data Formats (LRCK and BCK Work as Inputs in Slave Mode and as Outputs in Master Mode)

## INTERFACE TIMING


Figure 20 illustrates the interface timing in slave mode; Figure 21 and Figure 22 illustrate the interface timing in master mode.



SYMBOL	PARAMETER	MIN	TYP	MAX	UNIT
t <sub>(BCKP)</sub>	BCK period	1/(64 f <sub>S</sub> )			ns
t <sub>(BCKH)</sub>	BCK pulse duration, HIGH	1.5 × t <sub>(SCKI)</sub>			ns
t <sub>(BCKL)</sub>	BCK pulse duration, LOW	1.5 × t <sub>(SCKI)</sub>			ns
t <sub>(LRSU)</sub>	LRCK setup time to BCK rising edge	40			ns
t <sub>(LRHD)</sub>	LRCK hold time to BCK rising edge	20			ns
t <sub>(LRCP)</sub>	LRCK period	10			μs
t <sub>(CKDO)</sub>	Delay time, BCK falling edge to DOUT valid	-10		40	ns
t <sub>(LRDO)</sub>	Delay time, LRCK edge to DOUT valid	-10		40	ns
t <sub>r</sub>	Rising time of all signals			20	ns
t <sub>f</sub>	Falling time of all signals			20	ns

NOTE: Timing measurement reference level is 1.4 V for input and 0.5 V<sub>DD</sub> for output. Rising and falling time is measured from 10% to 90% of IN/OUT signal swing. Load capacitance of DOUT is 20 pF. t<sub>(SCKI)</sub> means SCKI period time.


#### Figure 20. Audio Data Interface Timing (Slave Mode: LRCK and BCK Work as Inputs)



SYMBOL	PARAMETER	MIN	ТҮР	MAX	UNIT
t <sub>(BCKP)</sub>	BCK period	150	1/(64 f <sub>S</sub> )	1000	ns
t <sub>(BCKH)</sub>	BCK pulse duration, HIGH	65		600	ns
t <sub>(BCKL)</sub>	BCK pulse duration, LOW	65		600	ns
t <sub>(CKLR)</sub>	Delay time, BCK falling edge to LRCK valid	-10		20	ns
t <sub>(LRCP)</sub>	LRCK period	10	1/f <sub>S</sub>	65	μs
t <sub>(CKDO)</sub>	Delay time, BCK falling edge to DOUT valid	-10		20	ns
t <sub>(LRDO)</sub>	Delay time, LRCK edge to DOUT valid	-10		20	ns
t <sub>r</sub>	Rising time of all signals			20	ns
t <sub>f</sub>	Falling time of all signals			20	ns

NOTE: Timing measurement reference level is 1.4 V for input and 0.5 V<sub>DD</sub> for output. Rising and falling time is measured from 10% to 90% of IN/OUT signal swing. Load capacitance of all signals is 20 pF.

#### Figure 21. Audio Data Interface Timing (Master Mode: LRCK and BCK Work as Outputs)



NOTE: Timing measurement reference level is 1.4 V for input and 0.5 V<sub>DD</sub> for output. Load capacitance of BCK is 20 pF.

#### Figure 22. Audio Clock Interface Timing (Master Mode: BCK Works as Output)

#### SYNCHRONIZATION WITH DIGITAL AUDIO SYSTEM

In slave mode, the PCM1803A operates under LRCK, synchronized with system clock SCKI. The PCM1803A does not need a specific phase relationship between LRCK and SCKI, but does require the synchronization of LRCK and SCKI.

If the relationship between LRCK and SCKI changes more than  $\pm 6$  BCKs for 64 BCK/frame ( $\pm 5$  BCKs for 48 BCK/frame) during one sample period due to LRCK or SCKI jitter, internal operation of the ADC halts within 1/f<sub>S</sub>, and digital output is forced to zero data (BPZ code) until resynchronization between LRCK and SCKI occurs.

In case of changes less than ±5 BCKs for 64 BCK/frame (±4 BCKs for 48 BCK/frame), resynchronization does not occur and the previously explained digital output control and discontinuity do not occur.

Figure 23 illustrates the digital output response for loss of synchronization and resynchronization. During undefined data, the PCM1803A can generate some noise in the audio signal. Also, the transition of normal to undefined data and undefined or zero data to normal creates a discontinuity in the data of the digital output, which can generate some noise in the audio signal.




Figure 23. ADC Digital Output for Loss of Synchronization and Resynchronization

# POWER DOWN

PDWN (pin 7) controls operation of the entire ADC. During power-down mode, supply current for the analog portion is shut down and the digital portion is reset; also, DOUT (pin 12) is disabled. It is acceptable to halt the system clock during power-down mode so that power dissipation is minimized. The minimum LOW pulse duration on the PDWN pin is 100 ns.

It is recommended to set <u>PWDN</u> (pin 7) to LOW once to obtain stable analog performance when the sampling rate, interface mode, data format, or oversampling control is changed.

#### **Table 4. Power-Down Control**

PWDN	Power-Down Mode					
LOW	Power-down mode					
HIGH	Normal operation mode					

#### HPF BYPASS

The built-in function for dc-component rejection can be bypassed by BYPAS (pin 8) control. In bypass mode, the dc component of the input analog signal, internal dc offset, etc., also are converted and included in the digital output data.

Table 5.	HPF I	<b>Bypass</b>	Control
----------	-------	---------------	---------

BYPAS	HPF (High-Pass Filter) Mode
LOW	Normal (no dc component in DOUT) mode
HIGH	Bypass (dc component in DOUT) mode

#### OVERSAMPLING RATIO CONTROL

OSR (pin 16) controls the oversampling ratio of the delta-sigma modulator, x64 or x128. The x128 mode is available for  $f_S \le 48$  kHz.


#### Table 6. Oversampling Control

OSR	Oversampling Ratio
LOW	×64
HIGH	x128 (f <sub>S</sub> ≤ 48 kHz)

# **APPLICATION INFORMATION**

# **TYPICAL CIRCUIT CONNECTION DIAGRAM**

Figure 24 illustrates a typical circuit connection diagram where the cutoff frequency of the input HPF is about 160 kHz.



NOTES:

- A.  $C_1$ ,  $C_2$ : A 1- $\mu$ F electrolytic capacitor gives a 4-Hz ( $\tau = 1 \ \mu$ F x 40 k $\Omega$ ) cutoff frequency for the input HPF in normal operation and requires a power-on settling time with a 40-ms time constant during the power-on initialization period.
- B. C<sub>3</sub>, C<sub>4</sub>: Bypass capacitors are 0.1-µF ceramic and 10-µF electrolytic, depending on layout and power supply.
- C.  $C_5$ ,  $C_6$ : Recommended capacitors are 0.1- $\mu$ F ceramic and 10- $\mu$ F electrolytic.
- D. C<sub>7</sub>, C<sub>8</sub>, R<sub>1</sub>, R<sub>2</sub>: A 0.01- $\mu$ F film-type capacitor and 100- $\Omega$  resistor give a 160-kHz ( $\tau$  = 0.01  $\mu$ F x 100  $\Omega$ ) cutoff frequency for the anti-aliasing filter in normal operation.

#### Figure 24. Typical Application Diagram

# **APPLICATION INFORMATION (continued)**

#### **BOARD DESIGN and LAYOUT CONSIDERATIONS**

#### V<sub>CC</sub>, V<sub>DD</sub> Pins

The digital and analog power-supply lines to the PCM1803A should be bypassed to the corresponding ground pins with  $0.1-\mu F$  ceramic and  $10-\mu F$  electrolytic capacitors, as close to the pins as possible, to maximize the dynamic performance of the ADC.

#### AGND, DGND Pins

To maximize the dynamic performance of the PCM1803A, the analog and digital grounds are not connected internally. These grounds should have low impedance to avoid digital noise feeding back into the analog ground. Therefore, they should be connected directly to each other under the part to reduce potential noise problems.

#### V<sub>IN</sub>L, V<sub>IN</sub>R Pins

The V<sub>IN</sub>L and V<sub>IN</sub>R pins need a simple external RC filter ( $f_c = 160 \text{ kHz}$ ) as an antialiasing filter to remove out-of-band noise from the audio band. If the input signal includes noise with a frequency near the oversampling frequency (64  $f_s$  or 128  $f_s$ ), the noise is folded into the baseband (audio band) signal through A-to-D conversion. The recommended R value is 100  $\Omega$ . Film-type capacitors of 0.01- $\mu$ F should be located as close as possible to the V<sub>IN</sub>L and V<sub>IN</sub>R pins and should be terminated to GND as close as possible to the AGND pin to maximize the dynamic performance of ADC, by suppressing kickback noise from the PCM1803A.

#### V<sub>REF</sub>1 Pin

A 0.1- $\mu$ F ceramic capacitor and 10- $\mu$ F electrolytic capacitor are recommended between V<sub>REF</sub>1 and AGND to ensure low source impedance of the ADC references. These capacitors should be located as close as possible to the V<sub>REF</sub>1 pin to reduce dynamic errors on the ADC reference.

#### V<sub>REF</sub>2 Pin

The differential voltage between  $V_{REF}2$  and AGND sets the analog input full-scale range. A 0.1- $\mu$ F ceramic capacitor and 10- $\mu$ F electrolytic capacitor are recommended between  $V_{REF}2$  and AGND. These capacitors should be located as close as possible to the  $V_{REF}2$  pin to reduce dynamic errors on the ADC reference.

#### DOUT Pin

The DOUT pin has enough load drive capability, but if the DOUT line is long, locating a buffer near the PCM1803A and minimizing load capacitance is recommended to minimize the digital-analog crosstalk and maximize the dynamic performance of the ADC.

#### System Clock

The quality of the system clock can influence the dynamic performance, because the PCM1803A operates based on a system clock. Therefore, it may be required to consider the system-clock duty, jitter, and the time difference between system-clock transition and BCK or LRCK transition in the slave mode.

# PACKAGING INFORMATION

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	e Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp <sup>(3)</sup>
PCM1803ADB	ACTIVE	SSOP	DB	20	65	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
PCM1803ADBG4	ACTIVE	SSOP	DB	20	65	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
PCM1803ADBR	ACTIVE	SSOP	DB	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
PCM1803ADBRG4	ACTIVE	SSOP	DB	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# **MECHANICAL DATA**

MSSO002E - JANUARY 1995 - REVISED DECEMBER 2001

# DB (R-PDSO-G\*\*)

PLASTIC SMALL-OUTLINE

28 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
- D. Falls within JEDEC MO-150



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
Low Power Wireless	www.ti.com/lpw	Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address:

Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2006, Texas Instruments Incorporated