
Dual-Output, 48-V Input Isolated DC/DC Converter for xDSL



Features

- Dual Outputs (Independently Regulated)
- Input Voltage Range: 36 V to 75 V
- Power-up/Down Sequencing
- 1500 VDC Isolation
- Over-Current Protection
- Over-Temperature Shutdown
- Under-Voltage Lockout

- Fixed Frequency Operation
- Temp Range: -40 to 100 °C
- Industry Standard Outline
- Operates with PTB4851x for Complete AC7 Power Solution
- Powers up to 64 DSL Ports
- Safety Approvals: UL/cUL 60950 EN 60950

Description

The PTB4850x power modules are a dual-output isolated DC/DC converter, designed to provide the logic supply voltages for AC-7 based xDSL applications. The PTB48500 is rated for 13 A of total output current, making it suitable for 32-channel xDSL applications. The PTB48501 and PTB48502 provide output current for powering up to 64 xDSL channels. The PTB48501 is rated for 16.5 A total output current, and the PTB48502, 21 A. The PTB48502 incorporates 10 W of additional capacity for powering peripheral circuitry. Any of these converters can be used for other applications with similar power requirements.

The modules operate from a standard telecom (-48 V) central office (CO) supply and include an "on/off" enable control,

output current limit, over-temperature protection, input under-voltage lockout (UVLO). The PTB48500 and PTB48501 also incorporates a power-up reset (POR) output.

The modules are designed to operate with one of the PTB4851x DC/DC converter modules. The combination of a PTB4850x and PTB4851x converter provides the complete the power supply for an AC7 chipset. The "EN Out" and "Sync Out" pins provide compatible output signals for controlling both the power up sequence and switching frequency of the PTB48510.

The PTB4850x modules employ double-sided surface mount construction, and are an industry standard size.

Pin Configuration

Pin	Function
1	+V _I
2	Sync Out
3	Enable#
4	EN Out
5	$-V_{I}$
6	+V _O 2
7	COM
8	POR* / COM †
9	Vo ₂ Adjust
10	+V _O 1

Shaded functions indicate signals that are referenced to $-V_I$.


Denotes positive logic: Open = Normal operation

 $-V_I$ = Outputs Off

* Denotes negative logic: High = Normal operation Low = Reset

† This pin is COM on the PTB48502

Stand-Alone Application



Dual-Output, 48-V Input Isolated DC/DC Converter for xDSL

Ordering Information

Base Part No. (PTB4850□xxx)			Output V	oltage (PTB4850x□xx)	Package Options (PT4850xx□□)			
Order Prefix	Descript	tion	Code	Voltage	Code	Description	Pkg Ref. (1)	
PTB48500xxx	13 A	(32-Ports)	A	3.3 V / 1.2 V	AH	Horiz. T/H	(ERH)	
PTB48501xxx	16.5 A	(48/64-Ports)			AS	SMD, Standard (2)	(ERJ)	
PTB48502xx	21 A	(64-Ports+10 W)						

Notes: (1) Reference the applicable package reference drawing for the dimensions and PC board layout

(2) "Standard" option specifies 63/37, Sn/Pb pin solder material.

Pin Descriptions

+V_i: The positive input supply for the module with respect to $-V_{in}$. When powering the module from a -48 V telecom central office supply, this input is connected to the primary system ground.

-V_I: The negative input supply for the module, and the 0 VDC reference for the 'Enable', 'EN Out', and 'Sync Out' signals. When the module is powered from a +48-V supply, this input is connected to the 48-V Return.

 V_0 1: The higher regulated power output voltage, which is referenced to the COM node.

 $\mathbf{V_0}$ 2: The lower regulated power output voltage, which is referenced to the COM node.

COM: The secondary return reference for the module's two regulated output voltages. It is dc isolated from the input supply pins.

 V_0 2 Adjust: Using a single resistor, this pin allows V_{02} to be adjusted higher or lower than the preset value. If not used, this pin should be left open circuit.

Enable: This is an open-collector (open-drain) positive logic input that enables the module output. This pin is referenced to -Vin. A logic '0' at this pin disables the module's outputs, and a high impedance enables the outputs. If not used the pin should be left unconnected.

EN Out: This open-collector output may be used to enable the output of other DC/DC converters in applications where the power-up sequence of the related voltages must be precisely controlled. The output is used principally to control the startup up of a PTB4851xx module when powering ADSL circuits based on the AC7 chipset. The signal is referenced to -Vin, and is active low. It is initially 'off' (high impedance), and turns 'on' when the output voltage, Vo₁, has risen to its nominal set-point voltage.

Sync Out: The signal generated by this pin is designed to be used exclusively with the PTB48510 in AC7 ADSL applications. When the 'Sync Out' of this converter is connected directly to the 'Sync In' pin of the PTB48510, both modules will operate at the same switch conversion frequency.

POR*: (Available to PTB48500 and PTB48501 only!) This pin produces an active-low power-on reset signal that may be used to reset logic circuitry. The output is set low during power up just as the output voltage from Vo_1 starts to rise. It remains low for 10 ms after the voltage at Vo_1 has reached its nominal set-point voltage. This signal is referenced to the COM node, and has a 3.3-k Ω internal pull-up resistor to Vo_1 .

 $\textbf{Environmental and General Specifications} \hspace{0.2cm} (Unless otherwise stated, all \ voltages \ are \ with \ respect \ to \ -V_{in})$

Characteristics	Symbols	Conditions	Min	Тур	Max	Units
Input Voltage Range	Vin	Over output load range	36	48	75	VDC
Isolation Voltage Capacitance Resistance		Input-output/input-case Input to output Input to output	$\frac{1500}{10}$		_	V pF MΩ
Operating Temperature Range	Ta	Over V _{in} Range	-40	_	+85	°C
Over-Temperature Protection	OTP	Shutdown threshold Hysterisis	_	115 10		°C
Solder Reflow Temperature	Treflow	Surface temperature of module body or pins			235 (i)	°C
Storage Temperature	T_s	_	-40	_	125	°C
Mechanical Shock		Per Mil-STD-883D, Method 2002.3 1 msec, ½ Sine, mounted	_	500	_	G's
Mechanical Vibration		Mil-STD-883D, Method 2007.2 Suffix H 20-2000 Hz Suffix C	_	20 5		G's
Weight	_		_	20	_	grams
Flammability	_	Meets UL 94V-O				

Notes: (i) During reflow of SMD package version do not elevate peak temperature of the module, pins or internal components above the stated maximum.



Dual-Output, 48-V Input Isolated DC/DC Converter for xDSL

 $\textbf{Specifications} \hspace{0.2cm} \text{(Unless otherwise stated, $T_A=25^{\circ}$C, $V_I=48$ V, $C_I=0\mu$F, $C_O=0$ μF, and $I_O=50\%$ I}_{o}\text{max})$

					PTB48500A		
Characteristic	Symbol	Conditions		Min	Тур	Max	Units
Output Power	Po ₁ , Po ₂		Vo ₁ (3.3 V) Vo ₂ (1.2 V)	_	=	19.8 8.4	W
	Po total	Both outputs		_	_	28	W
Output Current	Io ₁ , Io ₂	Over V_I range	Vo ₁ (3.3 V) Vo ₂ (1.2 V)	0	_	6 (1) 7 (1)	A
	$Io_1 + Io_2$	Total (both outputs)		0	_	13	A
Output Voltage	Vo ₁ Vo ₂	Inlcudes set point, line, load, $-40 \le T_A \le +85^{\circ}C$		3.2 1.16	3.3 1.2	3.4 1.24	V
Temperature Variation	ΔReg_{temp}	$-40^{\circ} \le T_A \le +85^{\circ}C$, $I_O = I_O min$	V_{O_1} V_{O_2}	_	±0.5 ±0.8	_	$%V_{o}$
Line Regulation	$\Delta Regline$	Over V _I range	Vo ₁ , Vo ₂	_	±1	±10	mV
Load Regulation	ΔReg_{load}	Over I _O range	Vo_1, Vo_2	_	±3	±12	mV
Cross Regulation	ΔReg_{cross}	$I_O \min \le I_{O2} \le I_o \max$, $I_{O1} = 1$ A $I_O \min \le I_{O1} \le I_o \max$, $I_{O2} = 1$ A	$\begin{array}{c} \Delta Vo_1 \\ \Delta Vo_2 \end{array}$	_	_	10 10	mV
Efficiency	η	Io ₁ , Io ₂ =I _o max		_	82	_	%
Vo Ripple (pk-pk)	V_{r}	20 MHz bandwidth	V_{O_1} V_{O_2}	_	20 20	50 50	$\mathrm{mV}_{\mathrm{pp}}$
Transient Response	t _{tr}	1 A/µs load step, 50% to 100% Io	max	_	30	_	μs
	$\Delta m V_{tr}$	Vo ₁ , Vo ₂ over/undershoot		_	±2.0	_	$%V_{o}$
Over Current Threshold	I _o trip	V _I =36 V, reset followed by auto-recovery	$Io_1 + Io_2$	13.5	16	_	A
Output Voltage Adjust Range	Vadj	Vo ₂ only		-10	_	+20	$%V_{o}$
Switching Frequency	f_{s}	Over V _I and I _O ranges		500	550	600	kHz
Under-Voltage Lockout	$\begin{array}{c} V_{I}on \\ V_{I}off \end{array}$	V_{I} increasing V_{I} decreasing		_	34 32	_	V
On/Off Enable (pin 3) Input High Voltage Input Low Voltage	$V_{ m IH} \ V_{ m IL}$	Referenced to -V _I (pin 5)		+3.6 -0.2	=	+75 (2) +0.8	V
Input Low Current	${ m I}_{ m IL}$			_	-1	_	mA
Standby Input Current	I _I standby	pins 3 & 5 connected		_	2	_	mA
Internal Input Capacitance	C_{I}			_	2	_	μF
External Output Capacitance	Co ₁ Co ₂			0 (3) 0 (3)	_	5,000 5,000	μF
Reliability	MTBF	Per Telcordia SR-332 50% stress, T _A =40°C, ground ber	nign	1.5	_	_	106 Hrs

Notes: (1) See Safe Operating Area curves or contact the factory for the appropriate derating.


(2) The On/Off Enable (pin 3) has an internal pull-up and may be controlled with an open-collector (or open-drain) transistor. The input is diode protected and may be connected to +V₁. The maximum open-circuit voltage is 7 V. If it is left open circuit the converter will operate when input power is applied.


(3) An output capacitor is not required.


Dual-Output, 48-V Input Isolated DC/DC Converter for xDSL

SLTS218B - SEPTEMBER 2003 - REVISED NOVEMBER 2004


PTB48500A Characteristic Data (See Note A)







Safe Operating Area PTB48500A (See Note C)



Note A: Characteristic data has been developed from actual products tested at 25°C. This data is considered typical data for the converter.

Note B: Load current is increased proportionally from both outputs, up to the respective maximum value of each output.

Note C: SOA curves represent the conditions at which internal components are at or below the manufacturer's maximum operating temperatures. Derating limits apply to modules soldered directly to a 4 in. × 4 in. double-sided PCB with 1 oz. copper.



Specifications (Unless otherwise stated, T_A =25°C, V_I =48 V, C_I =0 μF , C_O =0 μF , and I_o =50% I_O max)

					PTB48501A		
Characteristic	Symbol	Conditions		Min	Тур	Max	Units
Output Power	Po ₁ , Po ₂		Vo ₁ (3.3 V) Vo ₂ (1.2 V)	=	=	19.8 12.6	W
	Po total	Both outputs		_	_	32.4	W
Output Current	Io_1, Io_2	Over V _I range	Vo ₁ (3.3 V) Vo ₂ (1.2 V)	0	_	6 (1) 10.5 (1)	A
	$Io_1 + Io_2$	Total (both outputs)		0	_	16.5	A
Output Voltage	V_{01} V_{02}	Inlcudes set point, line, load, $-40 \le T_A \le +85^{\circ}C$		3.2 1.16	3.3 1.2	3.4 1.24	V
Temperature Variation	ΔReg_{temp}	$-40^{\circ} \le T_A \le +85^{\circ}C$, $I_O = I_O min$	V_{O_1} V_{O_2}	_	±0.5 ±0.8	_	$%V_{o}$
Line Regulation	$\Delta Regline$	Over V _I range	Vo_1, Vo_2	_	±1	±10	mV
Load Regulation	ΔReg_{load}	Over Io range	Vo_1, Vo_2	_	±3	±12	mV
Cross Regulation	$\Delta \text{Reg}_{\text{cross}}$	$I_O \min \le I_{O2} \le I_o \max$, $I_{O1} = 1$ A $I_O \min \le I_{O1} \le I_o \max$, $I_{O2} = 1$ A	$\Delta Vo_1 \ \Delta Vo_2$	_	_	10 10	mV
Efficiency	η	Io_1 , $Io_2 = I_o max$		_	81	_	%
V _o Ripple (pk-pk)	V_r	20 MHz bandwidth	V_{O_1} V_{O_2}	_	20 20	50 50	$\mathrm{mV}_{\mathrm{pp}}$
Transient Response	t _{tr}	1 A/µs load step, 50% to 100% Io	nax	_	30	_	μs
	$\Delta m V_{tr}$	Vo ₁ , Vo ₂ over/undershoot		_	±2.0	_	$%V_{o}$
Over Current Threshold	I _O trip	V _I =36V, reset followed by auto-recovery	$Io_1 + Io_2$	_	24	_	A
Output Voltage Adjust Range	Vadj	Vo ₂ only		-20	_	+10	$%V_{o}$
Switching Frequency	f_{s}	Over V _I and I _O ranges		500	550	600	kHz
Under-Voltage Lockout	$\begin{array}{c} V_{I}on \\ V_{I}off \end{array}$	V _I increasing V _I decreasing		_	34 32	_	V
On/Off Enable (pin 3) Input High Voltage Input Low Voltage	$V_{ m IH} \ V_{ m IL}$	Referenced to $-V_I$ (pin 5)		+3.6 -0.2	_	+75 (2) +0.8	V
Input Low Current	I_{IL}			_	-1	_	mA
Standby Input Current	I _I standby	pins 3 & 5 connected		_	2	_	mA
Internal Input Capacitance	CI			_	2	_	μF
External Output Capacitance	Co ₁ Co ₂			0 (3) 0 (3)	_	5,000 5,000	μF
Reliability	MTBF	Per Telcordia SR-332 50% stress, T _A =40°C, ground ber	nign	1.5	_	_	106 Hrs

Notes: (1) See Safe Operating Area curves or contact the factory for the appropriate derating.


(2) The On/Off Enable (pin 3) has an internal pull-up and may be controlled with an open-collector (or open-drain) transistor. The input is diode protected and may be connected to +V_L. The maximum open-circuit voltage is 7 V. If it is left open circuit the converter will operate when input power is applied.


⁽³⁾ An output capacitor is not required.

Dual-Output, 48-V Input Isolated DC/DC Converter for xDSL


SLTS218B - SEPTEMBER 2003 - REVISED NOVEMBER 2004

PTB48501A Characteristic Data (See Note A)






Cross Regulation, ΔVo_x vs Io_y @ Io_x =1 A & V_{IN} =48 V



Safe Operating Area PTB48501A (See Note C)



Note A: Characteristic data has been developed from actual products tested at 25°C. This data is considered typical data for the converter.

Note B: Load current is increased proportionally from both outputs, up to the respective maximum value of each output.

Note C: SOA curves represent the conditions at which internal components are at or below the manufacturer's maximum operating temperatures. Derating limits apply to modules soldered directly to a 4 in. × 4 in. double-sided PCB with 1 oz. copper.



 $\textbf{Specifications} \hspace{0.2cm} \text{(Unless otherwise stated, $T_A=25^{\circ}$C, $V_I=48$ V, $C_I=0$ μF, $C_O=0$ μF, and $I_O=50\%$ $I_O \, max)$}$

					PTB48502A		
Characteristic	Symbol	Conditions		Min	Тур	Max	Units
Output Power	Po ₁ , Po ₂		Vo ₁ (3.3 V) Vo ₂ (1.2 V)		_	33 15.6	W
	Po total	Both outputs		_	_	45	W
Output Current	Io ₁ , Io ₂	Over V _{in} range	Vo ₁ (3.3 V) Vo ₂ (1.2 V)	0	_	10 (1) 13 (1)	A
	$Io_1 + Io_2$	Total (both outputs)		0	_	21	A
Output Voltage	Vo ₁ Vo ₂	Inlcudes set point, line, load, $-40 \le T_A \le +85$ °C		3.2 1.16	3.3 1.2	3.4 1.24	V
Temperature Variation	ΔReg_{temp}	$-40^{\circ} \le T_A \le +85^{\circ}C$, $I_o = I_o min$	Vo ₁ Vo ₂	_	±0.5 ±0.8	_	$%V_{o}$
Line Regulation	ΔRegline	Over V _I range	Vo_1, Vo_2	_	±1	±10	mV
Load Regulation	ΔReg_{load}	Over I _O range	Vo_1, Vo_2	_	±3	±12	mV
Cross Regulation	ΔReg_{cross}	$I_O \min \le I_{O2} \le I_o \max$, $I_{O1} = 1$ A $I_O \min \le I_{O1} \le I_o \max$, $I_{O2} = 1$ A	$\Delta Vo_1 \ \Delta Vo_2$	_	_	10 10	mV
Efficiency	η	Io ₁ , Io ₂ =I _o max		_	82	_	%
V _o Ripple (pk-pk)	V_{r}	20 MHz bandwidth	V_{O_1} V_{O_2}	_	20 20	50 50	$\mathrm{mV}_{\mathrm{pp}}$
Transient Response	t _{tr}	1 A/µs load step, 50% to 100% IoI	nax	_	30	_	μs
	$\Delta m V_{tr}$	Vo ₁ , Vo ₂ over/undershoot		_	±2.0	_	$%V_{o}$
Over Current Threshold	I _o trip	V _I =36V, reset followed by auto-recovery	$Io_1 + Io_2$	_	24	_	A
Output Voltage Adjust Range	Vadj	Vo ₂ only		-20	_	+10	$%V_{o}$
Switching Frequency	f_{s}	Over V _I and I _o ranges		500	550	600	kHz
Under-Voltage Lockout	$\begin{array}{c} V_{I}on \\ V_{I}off \end{array}$	V _I increasing V _I decreasing		_ _	34 32	_	V
On/Off Enable (pin 3) Input High Voltage Input Low Voltage	$V_{ m IH} \ V_{ m IL}$	Referenced to $-V_I$ (pin 5)		+3.6 -0.2	_	+75 (2) +0.8	V
Input Low Current	I_{IL}			_	-1	_	mA
Standby Input Current	I _I standby	pins 3 & 5 connected		_	2	_	mA
Internal Input Capacitance	$C_{\rm I}$			_	2	_	μF
External Output Capacitance	Co ₁ Co ₂			0 (3) 0 (3)	_	5,000 5,000	μF
Reliability	MTBF	Per Telcordia SR-332 50% stress, T _A =40°C, ground ber	nign	1.5	_	_	106 Hrs

Notes: (1) See Safe Operating Area curves or contact the factory for the appropriate derating.


(2) The On/Off Enable (pin 3) has an internal pull-up and may be controlled with an open-collector (or open-drain) transistor. The input is diode protected and may be connected to +V_L. The maximum open-circuit voltage is 7 V. If it is left open circuit the converter will operate when input power is applied.

⁽³⁾ An output capacitor is not required.


Dual-Output, 48-V Input Isolated DC/DC Converter for xDSL

SLTS218B - SEPTEMBER 2003 - REVISED NOVEMBER 2004


PTB48502A Characteristic Data (See Note A) $[lo_1 = 10 A, lo_2 = 10 A represents 100\% load]$




Power Dissipation vs Load Current (See Note B) 12




Cross Regulation, ΔV_x vs. ΔV_y @lo_x =1 A & V_I =48 V




Safe Operating Area, V_{IN} =48 V (See Notes B, C)




PTB48502A Characteristic Data (See Note A) $[lo_1 = 8 A, lo_2 = 13 A represents 100\% load]$




Power Dissipation vs Load Current (See Note B)





Safe Operating Area, V_{IN} =48 V (See Notes B, C)



Note A: Characteristic data has been developed from actual products tested at 25°C. This data is considered typical data for the converter.

Note B: Load current is increased proportionally from both outputs, up to the indicated maximum value of each respective output.

Note C: SOA curves represent the conditions at which internal components are at or below the manufacturer's maximum operating temperatures. Derating limits apply to modules soldered directly to a 4 in. × 4 in. double-sided PCB with 1 oz. copper.




PTB48500, PTB48501, & PTB48502

Adjusting the Lower Output Voltage of the PTB4850x Series of DC/DC Converters

The PTB4850x series of DC/DC converters are designed to produce two logic-level supply voltages for use with the AC-7 ADSL chipset. The magnitude of lowest output voltage (Vo_2) can be adjusted higher or lower by up to +10% or -20% of the nominal. The adjustment method uses a single external resistor. ¹ The value of the resistor determines the amount of adjustment, and its placement determines whether the voltage is increased or decreased. The resistor values can be calculated using the appropriate formula (see below), or simply selected from the range of values given in Table 1-2. The placement of each resistor is as follows.


Adjust Up: To increase the magnitude of both output voltages, place a resistor R_1 between V_{02} Adj (pin 9) and the V_{02} (pin 6) voltage rail; see Figure 1-1(a).

Figure 1-1a



Adjust Down: To decrease the magnitude of both output voltages, add a resistor (\mathbb{R}_2), between Vo_2 Adj (pin 9) and the COM (pin 7) voltage rail; see Figure 1-1(b).

Figure 1-1b



Calculation of Resistor Adjust Values

The value of the adjust resistor is calculated using one of the following equations. Use the equation for R_1 to adjust up, or (R_2) to adjust down.

$$R_1 \; [\text{Adjust Up}] \quad = \quad R_p \cdot \frac{V_a}{(V_a - V_o)} \quad - \, R_s \quad \ \, k\Omega \label{eq:R1}$$

$$\label{eq:reconstruction} \begin{array}{lll} \mbox{(R_2) [Adj Down]} & = & R_n \cdot \frac{V_a}{(V_o - V_a)} & -R_s & k\Omega \end{array}$$

Where: V_o = Magitude of the original output voltage

 V_a = Magnitude of the adjusted voltage R_p = Adjust-up constant from Table 1-1

 R_n = Adjust-down constant from Table 1-1

R_s = Internal series resistor from Table 1-1

Table 1-1

ADJUSTMENT RANGE AND FORMULA PARAMETERS					
Part No.	PTB48500(1)A	PTB48502A			
V _o (nom)	1.2 V	1.2 V			
V _a (min)	0.96 V	0.84 V			
V _a (max)	1.32 V	1.32 V			
R_p (k Ω)	1.648	1.196			
R_n (k Ω)	4.624	3.598			
R _s (kΩ)	18.2	13.0			

Notes:

- A 0.05 W rated resistor may be used. The tolerance should be 1%, with a temperature stability of 100 ppm/°C or better. Place the resistor in either the R₁ or (R₂) location, as close to the converter as possible.
- Never connect capacitors to the Vo₂ Adj pin. Capacitance added to this pin can affect the stability of the regulated output.

PTB48500, PTB48501, & PTB48502

Table 1-2

ADJUST R	ESISTOR VA	LUES	
Part No.		PTB4850xA	PTB48502A
% Adjust	V _a (V)	R ₁ / (R ₂)	$R_1/(R_2)$
-21	0.848	N/A	$(0.5) \mathrm{k}\Omega$
-20	0.960	$(0.3) \mathrm{k}\Omega$	$(1.4) \mathrm{k}\Omega$
-19	0.972	$(1.5) \mathrm{k}\Omega$	(2.3) kΩ
-18	0.984	(2.9) kΩ	$(3.4) \mathrm{k}\Omega$
-17	0.996	(4.4) kΩ	$(4.6) \mathrm{k}\Omega$
-16	1.008	(6.1) kΩ	(5.9) kΩ
-15	1.020	$(8.0) \mathrm{k}\Omega$	$(7.4) \mathrm{k}\Omega$
-14	1.032	$(10.2) \mathrm{k}\Omega$	(9.1) kΩ
-13	1.044	(12.7) kΩ	(11.1) kΩ
-12	1.056	(15.7) kΩ	(13.4) kΩ
-11	1.068	(19.2) kΩ	(16.1) kΩ
-10	1.080	(23.4) kΩ	(19.4) kΩ
- 9	1.092	(28.6) kΩ	(23.4) kΩ
- 8	1.104	(35) kΩ	(28.4) kΩ
- 7	1.116	(43.2) kΩ	(34.8) kΩ
- 6	1.128	(54.2) kΩ	(43.4) kΩ
- 5	1.140	(69.7) kΩ	(55.4) kΩ
- 4	1.152	(92.8) kΩ	(73.4) kΩ
- 3	1.164	(131) kΩ	$(103.0) \mathrm{k}\Omega$
- 2	1.176	(208) kΩ	$(163.0) \mathrm{k}\Omega$
- 1	1.188	(440) kΩ	(343.0) kΩ
0	1.200		
+ 1	1.212	148 kΩ	108.0 kΩ
+ 2	1.224	65.8 kΩ	48.0 kΩ
+ 3	1.236	38.4 kΩ	28.1 kΩ
+ 4	1.248	24.6 kΩ	18.1 kΩ
+ 5	1.260	16.4 kΩ	12.1 kΩ
+ 6	1.272	10.9 kΩ	8.1 kΩ
+ 7	1.284	7 kΩ	5.3 kΩ
+ 8	1.296	4.1 kΩ	3.2 kΩ
+ 9	1.308	1.8 kΩ	1.5 kΩ
+10	1.320	0 kΩ	0.2 kΩ

R₁ =Adjust up, (R₂) =Adjust down

PTB4850x & PTB4851x

Configuring the PTB4850x & PTB4851x DC/DC Converters for DSL Applications

When operated as a pair, the PTB4850x and PTB4851x converters are specifically designed to provide all the required supply voltages for powering xDSL chipsets. The PTB4850x produces two logic voltages. They include a 3.3-V source for logic and I/O, and a low-voltage for powering a digital signal processor core. The PTB4851x produces a balanced pair of complementary supply voltages that is required for the xDSL transceiver ICs. When used together in these types of applications, the PTB4850x and PTB4851x may be configured for power-up sequencing, and also synchronized to a common switch conversion frequency. Figure 2-1 shows the required cross-connects between the two converters to enable these two features.

Switching Frequency Synchronization

Unsynchronized, the difference in switch frequency introduces a beat frequency into the input and output AC ripple components from the converters. The beat frequency can vary considerably with any slight variation in either converter's switch frequency. This results in a variable and undefined frequency spectrum for the ripple waveforms, which would normally require separate filters at the input of each converter. When the switch frequency of the converters are synchronized, the ripple components are constrained to the fundamental and higher. This simplifies the design of the output filters, and allows a common filter to be specified for the treatment of input ripple.

Power-Up Sequencing

The desired power-up sequence for the AC7 supply voltages requires that the two logic-level voltages from the PTB4850x converter rise to regulation prior to the two complementary voltages that power the transceiver ICs. This sequence cannot be guaranteed if the PTB4850x and PTB4851x are allowed to power up independently, especially if the 48-V input voltage rises relatively slowly. To ensure the desired power-up sequence, the "EN Out" pin of the PTB4850x is directly connected to the active-low "Enable" input of the PTB4851x (see Figure 2-1). This allows the PTB4850x to momentarily hold off the outputs from the PTB4851x until the logic-level voltages have risen first. Figure 2-2 shows the power-up waveforms of all four supply voltages from the schematic of Figure 2-1.

Figure 2-2; Power-Up Sequencing Waveforms






Figure 2-1; Example of PTB4850x & PTB4851x Modules Configured for DSL Applications



ERH (R-PDSS-T10)

DOUBLE SIDED MODULE




NOTES:

- A. All linear dimensions are in inches (mm).
- B. This drawing is subject to change without notice.
- C. 2 place decimals are ± 0.020 (± 0.51 mm).
- D. 3 place decimals are ± 0.010 (± 0.25 mm).
- E. Recommended keep out area for user components.
- F. Pins are 0.040" (1,02) diameter with 0.070" (1,78) diameter standoff shoulder.
- G. All pins: Material Copper Alloy Finish — Tin (100%) over Nickel plate



ERJ (R-PDSS-B10)

DOUBLE SIDED MODULE



NOTES: All linear dimensions are in inches (mm).

- B. This drawing is subject to change without notice.
 C. 2 place decimals are ±0.020 (±0,51mm).
 D. 3 place decimals are ±0.010 (±0,25mm).
 E. Recommended keep out area for user components.
- Power pin connection should utilize four or more vias to the interior power plane of 0.025 (0,63) I.D. per input, ground and output pin (or the electrical equivalent).
- G. Paste screen opening: 0.080 (2,03) to 0.085 (2,16). Paste screen thickness: 0.006 (0,15).
- H. Pad type: Solder mask defined.
- I. All pins: Material Copper Alloy

Finish - Tin (100%) over Nickel plate Solder Ball — See product data sheet.

J. Dimension prior to reflow solder.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2004, Texas Instruments Incorporated