

PTHXX060Y ART



3.3/5/12 Vin Single Output

Non-isolated DDR/QDR Memory Bus Termination Module

V_{TT} bus termination output (output the system V_{REF})

10 A output current

DC-DC CONVERTERS

- 3.3 Vdc, 5 Vdc or 12 Vdc input voltage
- DDR and QDR compatible
- ON/OFF inhibit (for V_{TT} standby)
- Under-voltage lockout
- Operating temperature range: -40 °C to +85 °C
- Efficiencies up to 91%
- Output overcurrent protection (non-latching, auto-reset)
- Point-of-Load-Alliance (POLA) compatible
- · Available RoHS compliant

The PTHxx060Y are a new series of non-isolated dc-dc converters designed specifically for bus termination in DDR and QDR memory applications. Operating from either a 3.3 Vdc, 5 Vdc or 12 Vdc input, the modules generate a V_{TT} output that will source or sink up to 10 A of current to accurately track their V_{REF} input. V_{TT} is the required bus termination supply voltage, and V_{REF} is the reference voltage for the memory and chipset bus receiver comparators. V_{REF} is usually set to half the V_{DDQ} power supply voltage. The PTHxx060Y series employs an actively switched synchronous rectifier output to provide state of the art stepdown switching conversion. The products are small in size and are an ideal choice where space, performance and high efficiency are desired.













2 YEAR WARRANTY

6,000,000 hours

All specifications are typical at nominal input, V_{REF} = 1.25 V, full load at 25 °C unless otherwise stated. C_{in} , C_{01} and C_{02} = typical value

SPECIFICATIONS

OUTPUT SPECIFICATIONS

Output current (See Note 1)	(over V _{REF}	range)	±10 A
Tracking range for V _{REF}			0.55-1.8 V
Tracking tolerance to V _{REI} (over line, load and temperature)	_F (V _{TT} - V _{REF})	-	10 mV to +10 mV
Ripple and noise	20 MHz ban	dwidth	20 mV pk-pk
Load transient response (See Note 4)	Overs		30 μs settling time rshoot 25 mV typ.
Output capacitance: Non-ceramic values (See Notes 4 and 5) Ceramic values (See Note 4)	PTH03060Y PTH05060Y PTH12060Y PTH03060Y PTH05060Y	470 μF ty 940 μF ty 200 μF	rp., 5,500 µF max. rp., 5,500 µF max. rp., 5,500 µF max. typ., 300 µF max. typ., 300 µF max.
	PTH12060Y	400 µF	typ., 600 μF max.
(See Note 6)	ESR (non-ce	eramic)	$4~\mathrm{m}\Omega$ min

INPUT SPECIFICATIONS

Input current	No load	10 mA
Input voltage range	PTH03060Y PTH05060Y PTH12060Y	2.95-3.65 Vdc 4.5-5.5 Vdc 10.8-13.2 Vdc
Undervoltage lockout:		
PTH03060Y	Vin increasing Vin decreasing	2.45 V typ., 2.80 V max. 2.20 V min., 2.40 V typ.
PTH05060Y	Vin increasing Vin decreasing	4.30 V typ., 4.45 V max. 3.40 V min., 3.70 V typ.
PTH12060Y	Vin increasing Vin decreasing	9.5 V typ., 10.4 V max. 8.80 V min., 9.0 V typ.

INPUT SPECIFICATIONS CONTD.

Input capacitance (See Note 3)	PTH03060Y and PTH12060Y	PTH03060Y and PTH05060Y PTH12060Y	
Remote ON/OFF		Posi	tive logic
GENERAL SPECIFICA	ATIONS		
Efficiency (Io = 8 A)	PTH03060Y PTH05060Y PTH12060Y		86% typ. 86% typ. 83% typ.
Insulation voltage		Nor	n-isolated

modiation voltage		11011 10014104
Switching frequency	PTH03060Y PTH05060Y PTH12060Y	550-650 kHz 550-650 kHz 200-300 kHz
Approvals and standards		EN60950 UL/cUL60950
Material flammability		UL94V-0
Dimensions	(L x W x H)	25.27 x 15.75 x 9.00 mm 0.995 x 0.620 x 0.354 in
Weight		3.7 g (0.13 oz)

ENVIRONMENTAL SPECIFICATIONS

Thermal performance (See Note 2)	Operating ambient, temperature	-40 °C to +85 °C	
	Non-operating	-40 °C to +125 °C	
MSL ('Z' suffix only)	JEDEC J-STD-020C	Level 3	

Telcordia SR-332

PROTECTION

MTBF

Overcurrent threshold	All models	20 A typ.
(auto reset)		



PTHXX060Y 3.3/5/12 Vin Single Output




DC-DC CONVERTERS Non-isolated DDR/QDR Memory Bus Termination Module

2

For the most current data and application support visit www.artesyn.com/powergroup/products.htm

NEW Product

OUTPUT POWER (MAX.)	INPUT VOLTAGE	V _{TT} RANGE	OUTPUT CURRENT (MIN.)	OUTPUT CURRENT (MAX.)	EFFICIENCY (TYP.)	MODEL NUMBER ^(8,9)
18 W	2.95-3.65 Vdc	0.55-1.8 Vdc	0 A	±10 A	86%	PTH03060Y
18 W	4.50-5.50 Vdc	0.55-1.8 Vdc	0 A	±10 A	86%	PTH05060Y
18 W	10.8-13.2 Vdc	0.55-1.8 Vdc	0 A	±10 A	83%	PTH12060Y



Notes

- 1 Rating is conditional on the module being soldered to a 4 layer PCB with 1 oz. copper. See the SOA curves or contact the factory for appropriate derating.
- 2 This control pin has an internal pull-up to the input voltage Vin. If it is left open-circuit the module will operate when input power is applied. A small low-leakage (<100 nA) MOSFET is recommended for control. For further information, consult Application Note 179.</p>
- 3 An input capacitor is required for proper operation. The capacitor must be rated for a minimum of 500 mA rms (1000 mA for 12 V input) of ripple current. For further information, consult Application Note 179 on capacitor selection.
- 4 The typical value of external output capacitance value ensures that V_{TT} meets the specified transient performance requirements for the memory bus terminations. Lower values of capacitance may be possible when the measured peak change in output current is consistently less than 3 A. Test conditions were 15 A/µs load step, -1.5 A to +1.5 A.
- 5 This is the calculated maximum. The minimum ESR limitation will often result in a lower value. Consult Application Note 179 for further details.
- 6 This is the typcial ESR for all the electrolytic (non-ceramic) output capacitance. Use 7 m Ω as the minimum when using max-ESR values to calculate.
- 7 Tape and reel packaging only available on the surface-mount versions.
- 8 To order Pb-free (RoHS compatible) surface-mount parts replace the mounting option 'S' with 'Z', e.g. PTHxx060YAZ. To order Pb-free (RoHS compatible) through-hole parts replace the mounting option 'H' with 'D', e.g. PTHxx060YAD.
- 9 NŎTICE: Some models do not support all options. Please contact your local Artesyn representative or use the on-line model number search tool at http://www.artesyn.com/powergroup/products.htm to find a suitable alternative.

International Safety Standard Approvals



UL/cUL CAN/CSA-C22.2 No. 60950 File No. E174104



TÜV Product Service (EN60950) Certificate No. B 04 06 38572 044 CB Report and Certificate to IEC60950, Certificate No. US/8292/UL



PTHXX060Y 3.3/5/12 Vin Single Output



DC-DC CONVERTERS

Non-isolated DDR/QDR Memory Bus Termination Module

ว

For the most current data and application support visit www.artesyn.com/powergroup/products.htm

NEW Product




Figure 1 - Safe Operating Area Vin = 5.0 V, V_{REF} = 1.25 V, Iout = 10 A (See Note A)




Figure 2 - Safe Operating Area Vin = 12 V, V_{REF} = 1.25 V, Iout = 10 A (See Note A)




Figure 3 - Efficiency vs Load Current V_{REF} = 1.25 V (See Note B)




Figure 4 - Standard Application

Notes

- A The SOA curves represent the conditions at which internal components are within the Artesyn derating guidelines.
- B Characteristic data has been developed from actual products tested at 25 °C. This data is considered typical data for the converter.



PTHXX060Y 3.3/5/12 Vin Single Output



DC-DC CONVERTERS

Non-isolated DDR/QDR Memory Bus Termination Module

1

For the most current data and application support visit www.artesyn.com/powergroup/products.htm

NEW Product





Figure 5 - Plated Through-Hole Mechanical Drawing



PIN CONNECTIONS			
PIN NO.	FUNCTION		
1	Ground		
2	Vin		
3	Inhibit*		
4	N/C		
5	Vo sense		
6	V _{TT}		
7	Ground		
8	V _{REF}		
9	N/C		
10	N/C		

*Denotes negative logic: Open = Normal operation Ground = Function active

Figure 6 - Surface-Mount Mechanical Drawing

Datasheet © Artesyn Technologies® 2005

The information and specifications contained in this datasheet are believed to be correct at time of publication. However, Artesyn Technologies accepts no responsibility for consequences arising from printing errors or inaccuracies. The information and specifications contained or described herein are subject to change in any manner at any time without notice. No rights under any patent accompany the sale of any such product(s) or information contained herein.

Please consult our website for the following items:

Application Note

www.artesyn.com