SN54LVTT240, SN74LVTT240 3.3-V ABT OCTAL BUFFERS/DRIVERS WITH 3-STATE OUTPUTS SCES005 - FEBRUARY 1995

- State-of-the-Art Advanced BiCMOS Technology (ABT) Design for 3.3-V Operation and Low-Static Power Dissipation
- Supports Mixed-Mode Signal Operation (5-V Input and Output Voltages With 3.3-V V_{CC})
- Supports Unregulated Battery Operation Down to 2.7 V
- Typical V_{OLP} (Output Ground Bounce) < 0.8 V at V_{CC} = 3.3 V, T_A = 25°C
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- Supports Live Insertion
- Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline (DB), Thin Shrink Small-Outline (PW) Packages, Ceramic Chip Carriers (FK), Ceramic Flat (W) Packages, and Ceramic (J) DIPs

description

These octal buffers and line drivers are designed specifically for low-voltage (3.3-V) V_{CC} operation, but with the capability to provide a TTL interface to a 5-V system environment.

The 'LVTT240 is organized as two 4-bit buffer/line drivers with separate output-enable (\overline{OE}) inputs. When \overline{OE} is low, the device passes data from the A inputs to the Y outputs. When \overline{OE} is high, the outputs are in the high-impedance state.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN74LVTT240 is available in TI's shrink small-outline package (DB), which provides the same I/O pin count and functionality of standard small-outline packages in less than half the printed-circuit-board area.

The SN54LVTT240 is characterized for operation over the full military temperature range of -55° C to 125° C. The SN74LVTT240 is characterized for operation from -40° C to 85° C.

| (each buffer) | | | | | | | | | |
|---------------|-----|--------|--|--|--|--|--|--|--|
| INP | UTS | OUTPUT | | | | | | | |
| OE | Α | Y | | | | | | | |
| L | Н | L | | | | | | | |
| L | L | н | | | | | | | |
| н | Х | z | | | | | | | |

FUNCTION TABLE



| SN54LVTT240 J OR W PACKAGE |
|-----------------------------------|
| SN74LVTT240 DB, DW, OR PW PACKAGE |
| (TOP VIEW) |


| 1OE 1A1 2Y4 1A2 2Y3 | [1 [2 [3 [4 [5 | 20 19 18 17 16 | V <u>cc</u> 20E 1Y1 2A4 1Y2 |
|---------------------------------|---------------------------------|----------------------------|-------------------------------------------------|
| 2Y3 | 5 | 16 |] 1Y2 |
| 1A3 2Y2 | | 15 14 | 2A3 |
| 1A4 | 8 | 13 | 2A2 |
| 2Y1 GND | 9 | 12 11 |] 1Y4] 2A1 |
| | | | • |

SN54LVTT240 . . . FK PACKAGE (TOP VIEW)

| | 2Y4 1A1 V _{CC} 2 <u>0E</u> | |
|------------|----------------------------------------------|-----|
| | | 1 |
| 1A2 2Y3 | 3 2 1 20 19 4 18 | 1Y1 |
| 2Y3 | 5 17 | 2A4 |
| 1A3 | 6 16 | 1Y2 |
| 2Y2 1A4 | 7 15 | 2A3 |
| 1A4 | <u>П</u> 8 14 Г | 1Y3 |
| | 9 10 11 12 13 | |
| | | 1 |
| | 2Υ1 GND 2A1 1Y4 2A2 | |
| | 0 <u>7</u> 0 <u>7</u> 0 | |


SN54LVTT240, SN74LVTT240 3.3-V ABT OCTAL BUFFERS/DRIVERS WITH 3-STATE OUTPUTS SCES005 - FEBRUARY 1995


logic symbol[†]



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)







SN54LVTT240, SN74LVTT240 **3.3-V ABT OCTAL BUFFERS/DRIVERS** WITH 3-STATE OUTPUTS

SCES005 - FEBRUARY 1995

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

| Supply voltage range, V _{CC} | |
|------------------------------------------------------------------------------------------------------------|---|
| Voltage range applied to any output in the high state or power-off state, V_{O} (see Note 1)0.5 V to 7 V | |
| Current into any output in the low state, I _O : SN54LVTT240 | 1 |
| SN74LVTT240 128 mA | |
| Current into any output in the high state, I _O (see Note 2): SN54LVTT240 | , |
| SN74LVTT240 64 mA | |
| Input clamp current, I_{IK} (V _I < 0) | |
| Output clamp current, I_{OK} ($V_O < 0$) | , |
| Maximum power dissipation at $T_A = 55^{\circ}C$ (in still air) (see Note 3): DB package | |
| DW package 1.6 W | |
| PW package | |
| Storage temperature range | |

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 - 2. This current flows only when the output is in the high state and $V_O > V_{CC}$.
 - 3. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the Package Thermal Considerations application note in the 1994 ABT Advanced BiCMOS Technology Data Book, literature number SCBD002B.

recommended operating conditions (see Note 4)

| | | SN54LV | TT240 | SN74LV | UNIT | | |
|------------------------------------------|------------------------------------|-----------------|-------|--------|------|-----|------|
| | | | MIN | MAX | MIN | MAX | UNIT |
| V _{CC} Supply voltage | | | | | 2.7 | 3.6 | V |
| V _{IH} High-level input voltage | | | | EW | 2 | | V |
| VIL | IL Low-level input voltage | | | | | 0.8 | V |
| VI | Input voltage | | | 5.5 | | 5.5 | V |
| IOH | IOH High-level output current | | | | | -32 | mA |
| IOL | IOL Low-level output current | | | 48 | | 64 | mA |
| $\Delta t/\Delta v$ | Input transition rise or fall rate | Outputs enabled | Y. | 10 | | 10 | ns/V |
| Т _А | Operating free-air temperature | | -55 | 125 | -40 | 85 | °C |

NOTE 4: Unused or floating control inputs must be held high or low.



SN54LVTT240, SN74LVTT240 **3.3-V ABT OCTAL BUFFERS/DRIVERS** WITH 3-STATE OUTPUTS

SCES005 - FEBRUARY 1995

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER | TEST CONDITIONS | | | SN | 54LVTT2 | 240 | SN | | | | |
|--------------------|---------------------------------------------------------------|---------------------------------|------------------|--------------------|----------|------|--------------------|------------------|------|------|--|
| PARAMETER | | IEST CONDITIONS | | MIN | TYP† | MAX | MIN | TYP [†] | MAX | UNIT | |
| VIK | V _{CC} = 2.7 V, | lj = -18 mA | | | | -1.2 | | | -1.2 | V | |
| | $V_{CC} = MIN \text{ to } MAX^{\ddagger}$ | I _{OH} = -100 μA | | V _{CC} -0 |).2 | | V _{CC} -0 | .2 | | | |
| Veri | V _{CC} = 2.7 V, | I _{OH} = - 8 mA | | 2.4 | | | 2.4 | | | V | |
| VOH | V _{CC} = 3 V | I _{OH} = – 24 mA | | | | | | | | v | |
| | VCC = 3 V | $I_{OH} = -32 \text{ mA}$ | | | | | 2 | | | | |
| | V _{CC} = 2.7 V | I _{OL} = 100 μA | | | | 0.2 | | | 0.2 | | |
| | VCC = 2.7 V | I _{OL} = 24 mA | | | | 0.5 | | | 0.5 | | |
| VOL | | I _{OL} = 16 mA | | | | 0.4 | | | 0.4 | v | |
| VOL | $V_{CC} = 3 V$ | I _{OL} = 32 mA | | | | 0.5 | | | 0.5 | v | |
| | | I _{OL} = 48 mA | | | 0.55 | | | | | | |
| | | I _{OL} = 64 mA | | | | 14 | | | 0.55 | | |
| łį | $V_{CC} = 0$ or MAX [‡] , | V _I = 5.5 V | | | EL | 10 | | | 10 | μA | |
| 1 | V _{CC} = 3.6 V | $V_I = V_{CC}$ or GND | | | ,Q | ±1 | | | ±1 | μ. | |
| loff | $V_{CC} = 0,$ | V_{I} or V_{O} = 0 to 4.5 V | | | S. | | | | ±100 | μΑ | |
| IOZH | V _{CC} = 3.6 V, | V _O = 3 V | | ć | <u>ç</u> | 5 | | | 5 | μΑ | |
| IOZL | V _{CC} = 3.6 V, | $V_{O} = 0.5 V$ | _ | <i>A</i> | | -5 | | | -5 | μA | |
| | | | Outputs high | | 0.12 | 0.19 | | 0.12 | 0.19 | | |
| lcc | V _{CC} = 3.6 V, | I _O = 0, | Outputs low | | 8.6 | 12 | | 8.6 | 12 | mA | |
| | $V_I = V_{CC}$ or GND | | Outputs disabled | | 0.12 | 0.19 | | 0.12 | 0.19 | | |
| ∆I _{CC} § | $V_{CC} = 3 V \text{ to } 3.6 V,$ Other inputs at V_{CC} | | .6 V, | | | 0.2 | | | 0.2 | mA | |
| Ci | VI = 3 V or 0 | | | | 4 | | | 4 | | pF | |
| Co | $V_{O} = 3 V \text{ or } 0$ | | | | 8 | | | 8 | | pF | |

[†] All typical values are at V_{CC} = 3.3 V, T_A = 25°C.

[‡] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

§ This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.

switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 1)


| | | | | SN54L | /TT240 | | | SN | 74LVTT2 | 240 | | | | | |
|------------------|-----------------|----------------|----------------------------|--------------|-------------------------|-----|-------------------------|------|---------------------------------------------------------------------------|-----|-----------------------------------|-----|-------------------------|--|------|
| PARAMETER | FROM (INPUT) | TO (OUTPUT) | V _{CC} = ± 0.3 | | V _{CC} = 2.7 V | | V _{CC} = 2.7 V | | $V_{CC} = 2.7 V \qquad V_{CC} = 3.3 V \\ \pm 0.3 V \qquad V_{CC} = 2.7 V$ | | CC = 2.7 V VCC = 3.3 V ± 0.3 V | | V _{CC} = 2.7 V | | UNIT |
| | | | MIN | MAX | MIN | MAX | MIN | түр† | MAX | MIN | MAX | | | | |
| ^t PLH | ٨ | V | 1 | 4.2 | N. | 5.2 | 1 | 2.9 | 4.1 | | 5.2 | ns | | | |
| ^t PHL | A | T | 1.3 | 3.7 | RE | 4.1 | 1.3 | 2.5 | 3.5 | | 4 | 115 | | | |
| ^t PZH | OE | V | 1.2 | 4.7 | | 5.7 | 1.2 | 3.2 | 4.6 | | 5.6 | - | | | |
| ^t PZL | OE | T | 1.5 | 4.8 | | 5.9 | 1.4 | 3.5 | 4.7 | | 5.8 | ns | | | |
| ^t PHZ | ŌE | V | 2 | 5.3 | | 5.7 | 2 | 3.6 | 5.2 | | 5.5 | ns | | | |
| t _{PLZ} | OL | I | 1.9 | Q 4.6 | | 4.6 | 1.9 | 3.2 | 4.4 | | 4.4 | 115 | | | |

[†] All typical values are at V_{CC} = 3.3 V, T_A = 25° C.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.

SN54LVTT240, SN74LVTT240 **3.3-V ABT OCTAL BUFFERS/DRIVERS** WITH 3-STATE OUTPUTS

SCES005 - FEBRUARY 1995



PARAMETER MEASUREMENT INFORMATION

NOTES: A. CL includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_f \leq 2.5 ns, t_f \leq 2.5 ns.

D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated