SLLS018D - JUNE 1986 - REVISED MAY 1995

### SUITABLE FOR IEEE STANDARD 488-1978 (GPIB)

- 8-Channel Bidirectional Transceivers
- **High-Speed Advanced Low-Power Schottky** (ALS) Circuitry
- Low Power Dissipation:

SN55ALS160 . . . 56 mW Max Per Channel SN75ALS160 . . . 46 mW Max Per Channel


- Fast Propagation Times . . . 20 ns Max
- **High-Impedance pnp Inputs**
- **Receiver Hysteresis:**

SN55ALS160 . . . 550 mV Typ **SN75ALS160...650 mV Typ** 


- **Open-Collector Driver Output Option**
- No Loading of Bus When Device Is Powered Down ( $V_{CC} = 0$ )
- Power-Up/Power-Down Protection (Glitch Free)

### description

The SN55ALS160 and SN75ALS160 eightinterface bus channel general-purpose transceivers are monolithic, high-speed, advanced low-power Schottky (ALS) devices designed for two-way data communications over single-ended transmission lines. They are designed to meet the requirements of IEEE Standard 488-1978. The transceivers feature driver outputs that can be operated in either the



SN55ALS160 . . . FK PACKAGE (TOP VIEW)



passive-pullup or 3-state mode. If talk enable (TE) is high, these ports have the characteristics of passive-pullup outputs when pullup enable (PE) is low and of 3-state outputs when PE is high. Taking TE low places these ports in the high-impedance state. The driver outputs are designed to handle loads up to 48 mA of sink current.

An active turn-off feature has been incorporated into the bus-terminating resistors so that the device exhibits a high impedance to the bus when  $V_{CC} = 0$ . When combined with the SN55ALS161, SN75ALS161, or SN75ALS162 bus management transceiver, the pair provides the complete 16-wire interface for the IEEE-488

The SN55ALS160 is characterized for operation from -55°C to 125°C. The SN75ALS160 is characterized for operation from 0°C to 70°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

† The transceivers are suitable for IEEE Standard 896 applications to the extent of the operating conditions and characteristics specified in this data sheet. Certain limits contained in the IEEE specification are not met or cannot be tested over the entire military temperature range.



### **Function Tables**

### **EACH DRIVER**

	INPUTS				
D	TE	PE	В		
Н	Н	Н	Н		
L	Н	X	L		
Н	Χ	L	z‡		
Х	L	X	z‡		

### **EACH RECEIVER**


	INPUTS	OUTPUT	
В	TE	PE	D
L	L	Х	L
Н	L	X	Н
Х	Н	X	z

H = high level, L = low level, X = irrelevant,

# logic symbol‡

# logic diagram (positive logic)

**B8** 






Z = high-impedance state

<sup>†</sup> This is the high-impedance state of a normal 3-state output modified by the internal resistors to V<sub>CC</sub> and GND.

### schematics of inputs and outputs



### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage, V <sub>CC</sub> (see Note 1)	7 V
Input voltage, V <sub>I</sub>	5.5 V
Low-level driver output current, I <sub>OL</sub>	100 mA
Continuous total dissipation	See Dissipation Rating Table
Operating free-air temperature range, T <sub>A</sub> : SN55ALS160	–55°C to 125°C
SN75ALS160	0°C to 70°C
Storage temperature range, T <sub>stg</sub>	
Case temperature for 60 seconds, T <sub>C</sub> : FK package	
Lead temperature 1,6 mm (1/16 inch) from the case for 10 seconds: DW or N	
Lead temperature 1,6 mm (1/16 inch) from the case for 60 seconds: J or W pa	ckage 300°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values are with respect to network ground terminal.

#### **DISSIPATION RATING TABLE**

PACKAGE	$T_{\mbox{\scriptsize A}} \le 25^{\circ}\mbox{\scriptsize C}$ POWER RATING	DERATING FACTOR	T <sub>A</sub> = 70°C POWER RATING	T <sub>A</sub> = 125°C POWER RATING
DW	1125 mW	9.0 mW/°C	720 mW	_
FK	1375 mW	11.0 mW/°C	880 mW	275 mW
J	1375 mW	11.0 mW/°C	880 mW	275 mW
N	1150 mW	9.2 mW/°C	736 mW	_
W	1000 mW	8.0 mW/°C	640 mW	200 mW



# SN55ALS160, SN75ALS160 OCTAL GENERAL-PURPOSE INTERFACE BUS TRANSCEIVERS

SLLS018D - JUNE 1986 - REVISED MAY 1995

# SN55ALS160 recommended operating conditions

		MIN	NOM	MAX	UNIT
Supply voltage, VCC		4.75	5	5.25	V
	TE and PE at $T_A = -55^{\circ}C$ to $125^{\circ}C$	2			
High-level input voltage, VIH	Bus and terminal at T <sub>A</sub> = 25°C to 125°C	2			V
	Bus and terminal at T <sub>A</sub> = −55°C	2.1			
	TE and PE at $T_A = -55^{\circ}C$ to $125^{\circ}C$			0.8	
ow-level input voltage, V <sub>IL</sub>	Bus and terminal at T <sub>A</sub> = 25°C to −55°C			0.8	V
	Bus and terminal at T <sub>A</sub> = 125°C			0.7	
High lovel output ourrent lav	Bus ports with pullups active (V <sub>CC</sub> = 5 V)			- 5.2	mA
High-level output current, IOH	Terminal ports			- 800	μΑ
Low level output ourrent le	Bus ports			48	mA
Low-level output current, IOL	Terminal ports			16	IIIA
Operating free-air temperature, TA		-55		125	°C

# SN75ALS160 recommended operating conditions

		MIN	NOM	MAX	UNIT
Supply voltage, V <sub>CC</sub>		4.75	5	5.25	V
High-level input voltage, VIH		2			V
Low-level input voltage, V <sub>IL</sub>				0.8	V
High-level output current, IOH	Bus ports with pullups active			- 5.2	mA
	Terminal ports			- 800	μА
Low lovel output ourrent I -	Bus ports			48	A
Low-level output current, IOL	Terminal ports			16	mA
Operating free-air temperature, TA		0 70		°C	

## electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARAMETER		TEST CONDITIONS†		SN55ALS160		SN75ALS160			UNIT			
	PARAMETER		le:	SI CONDITIONS		MIN	TYP‡	MAX	MIN	TYP‡	MAX	UNII
VIK	Input clamp voltage		$I_{I} = -18 \text{ mA},$	$V_{CC} = MIN$			- 0.8	- 1.5		- 0.8	- 1.5	V
	Uhartama da waltama	Bus							0.4	0.65		
V <sub>hys</sub>	Hysteresis voltage (V <sub>IT+</sub> – V <sub>IT</sub> )	Bus	$V_{CC} = 5 V$ ,	$T_A = -55^{\circ}C$ and 2	5°C	0.4	0.55					V
	(117 11–)	Dus	$V_{CC} = 5 V$ ,	T <sub>A</sub> = 125°C		0.25						
8 8	High-level output voltage	Terminal	$I_{OH} = -800  \mu A$ ,	TE at 0.8 V,	$V_{CC} = MIN$	2.7	3.5		2.7	3.5		V
V <sub>OH</sub> §	riigir level output voltage	Bus	$I_{OH} = -5.2 \text{ mA},$	PE and TE at 2 V,	$V_{CC} = MIN$	2.5	3.3		2.5	3.3		v
VOL	Low-level output voltage	Terminal	$I_{OL} = 16 \text{ mA},$	TE at 0.8 V,	$V_{CC} = MIN$		0.3	0.5		0.3	0.5	v
VOL	Low-level output voltage	Bus	$I_{OL} = 48 \text{ mA},$	TE at 2 V,	$V_{CC} = MIN$		0.35	0.5		0.35	0.5	V
lį	Input current at maximum input voltage	Terminal	V <sub>I</sub> = 5.5 V,	$V_{CC} = MAX$			0.2	100		0.2	100	μΑ
lιΗ	High-level input current	Terminal,	V <sub>I</sub> = 2.7 V,	$V_{CC} = MAX$			0.1	20		0.1	20	μΑ
I <sub>I</sub> L	Low-level input current	PE, or TE	V <sub>I</sub> = 0.5 V,	$V_{CC} = MAX$			-30	-100		-10	-100	μΑ
\/\(\(\alpha\)\(\(\beta\)	Voltage at bus port	Driver disabled,		$I_{I(bus)} = 0$		2.5	3	3.7	2.5	3	3.7	V
VI/O(bus)	voltage at bus port		$V_{CC} = 5 V (SN55')$	$I_{I(bus)} = -12 \text{ mA}$				-1.5			-1.5	V
				$V_{I(bus)} = -1.5 V to$	o 0.4 V	-1.3			-1.3			
				$V_{I(bus)} = 0.4 V to$	2.5 V	0		- 3.2	0		- 3.2	
I <sub>I/O(bus)</sub>	Current into bus port	Power on	Driver disabled, V <sub>CC</sub> = 5 V (SN55')	$V_{I(bus)} = 2.5 V to$	3.7 V			2.5 - 3.2			2.5 - 3.2	mA
				$V_{I(bus)} = 3.7 \text{ V to}$	5 V	0		2.5	0		2.5	
				$V_{I(bus)} = 5 V to 5.$	5 V	0.7		2.5	0.7		2.5	
		Power off	$V_{CC} = 0$	$V_{I(bus)} = 0 \text{ to } 2.5$	V			40			40	μΑ
loo	IOS Short-circuit output current Terminal V <sub>CC</sub> = MAX  Bus V <sub>CC</sub> = MAX		$V_{CC} = MAX$			<b>– 15</b>	- 35	- 75	- 15	- 35	<del>-</del> 75	mA
ios					- 25	- 50	- 125	- 25	- 50	- 125	IIIA	
loo	Supply current		No load,	Terminal outputs lo	ow and enabled		42	56		42	65	mA
Icc	очрріў сипені		V <sub>CC</sub> = MAX	Bus outputs low a	nd enabled		52	85		52	80	IIIA
C <sub>I/O(bus)</sub>	Bus-port capacitance		$V_{CC} = 0 \text{ to 5 V},$	$V_{I/O} = 0 \text{ to } 2 \text{ V},$	f = 1 MHz		30			30		pF

<sup>†</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

SN55ALS160, SN75ALS160 OCTAL GENERAL-PURPOSE INTERFACE BUS TRANSCEIVERS

<sup>‡</sup> All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .  $\text{§ V}_{OH}$  applies to 3-state outputs only.

# SN55ALS160, SN75ALS160 OCTAL GENERAL-PURPOSE INTERFACE BUS TRANSCEIVERS

SLLS018D - JUNE 1986 - REVISED MAY 1995

# switching characteristics at $V_{CC}$ = 4.75 V, 5 V, and 5.25 V, $C_L$ = 50 pF (unless otherwise noted)

	PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	T <sub>A</sub> †	MIN	TYP <sup>‡</sup>	MAX	UNIT							
t	Propagation delay time, low- to high-level		Bus		25°C		10	17								
tPLH	output	Terminal		See Figure 1	Full range			20								
tn	Propagation delay time, high- to low-level	Terrilliai	Dus	See Figure 1	25°C		10	14	ns							
<sup>t</sup> PHL	output				Full range			16								
tou	Propagation delay time, low- to high-level				25°C		8	15								
<sup>t</sup> PLH	output	Bus Terminal S	Terminal	See Figure 2	Full range			18	ns							
tPHL	Propagation delay time, high- to low-level		See Figure 2	25°C		8	15	115								
PHL	output				Full range			18								
tozu	Output enable time to high level			25°C		24	30									
<sup>t</sup> PZH	Output chable time to high level				Full range			41								
touz	Output disable time from high level		Bus See Figure		25°C		9	14								
<sup>t</sup> PHZ	Output disable time from high level	TE		Rue	Rue	See Figure 3	Full range			16	ns					
tPZL	Output enable time to low level	TE Bus		See Figure 5	25°C		16	28	115							
PZL	Output chable time to low level												Full range			34
tPLZ	Output disable time from low level													25°C		12
PLZ	Culput disable time from low level				Full range			24								
t <sub>PZH</sub>	Output enable time to high level				25°C		24	36								
ΥРΖП	Culput ondoic time to high love.				Full range			50								
tPHZ	Output disable time from high level	TE						25°C		10	18					
PHZ	Culput disable time from high level		Terminal	See Figure 4	Full range			23	ns							
tPZL	Output enable time to low level	'-	I TOTTI III I CI	Gee rigare 4	25°C		15	26								
'PZL	Output chable time to low level				Full range			30								
t <sub>PLZ</sub>	Output disable time from low level				25°C		15	24								
PLZ	Output disable time from low level				Full range			31								
ton	Output pullup enable time				25°C		16	24								
ten	Catpat pallap chable time	PE	Bus	See Figure 5	Full range			25	ns							
t-tt-	Output pullup disable time	'`	Dus	oce rigule 5	25°C		9	16								
<sup>t</sup> dis	Output pullup disable time				Full range			20								

<sup>†</sup> Full range is -55°C to 125°C. ‡ All typical values are at V<sub>CC</sub> = 5 V.


SLLS018D - JUNE 1986 - REVISED MAY 1995

# switching characteristics over recommended range of operating free-air temperature, $V_{CC} = 5 \text{ V}$

	PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT		
tPLH	Propagation delay time, low- to high-level output	Terminal	Bus	C <sub>L</sub> = 30 pF,		7	20	ns		
tPHL	Propagation delay time, high- to low-level output	Se Se	See Figure 1		8	20	115			
tPLH	Propagation delay time, low- to high-level output	Bus	Due Terminal			7	14	ns		
tPHL	Propagation delay time, high- to low-level output	Dus	Terminal	See Figure 2		9	14	115		
<sup>t</sup> PZH	Output enable time to high level		Puo					19	30	
tPHZ	Output disable time from high level			C <sub>L</sub> = 15 pF,		5	12	ns		
tpzL	Output enable time to low level		See Figure 3		16	35	115			
tPLZ	Output disable time from low level					9	20			
<sup>t</sup> PZH	Output enable time to high level					13	30			
<sup>t</sup> PHZ	Output disable time from high level			$C_L = 15 pF$		12	20	20		
tPZL	Output enable time to low level		Terminal	See Figure 4		12	20	ns		
tPLZ	Output disable time from low level					11	20			
t <sub>en</sub>	Output pullup enable time	DE	Puo	$C_L = 15 pF,$		11	22	20		
tdis	Output pullup disable time	FE	PE Bus	See Figure 5		6	12	ns		

<sup>&</sup>lt;sup>†</sup> Typical values are at  $T_A = 25$ °C.

### PARAMETER MEASUREMENT INFORMATION



[] denotes the SN55ALS160 military test conditions.


NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR  $\leq$  1 MHz, 50% duty cycle,  $t_f \leq$  6 ns,  $t_f \leq$  7 ns,  $t_f \leq$  8 ns,  $t_f \leq$  8 ns,  $t_f \leq$  9 ns,  $t_f$ 

B. CL includes probe and jig capacitance.

Figure 1. Terminal-to-Bus Test Circuit and Voltage Waveforms



### PARAMETER MEASUREMENT INFORMATION




[] denotes the SN55ALS160 military test conditions.

NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR  $\leq$  1 MHz, 50% duty cycle,  $t_f \leq$  6 ns,  $t_f \leq$  8 ns,  $t_f \leq$  8 ns,  $t_f \leq$  9 ns,  $t_f$ 

B. C<sub>L</sub> includes probe and jig capacitance.

Figure 2. Bus-to-Terminal Test Circuit and Voltage Waveforms




[] denotes the SN55ALS160 military test conditions.

NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR  $\leq$  1 MHz, 50% duty cycle,  $t_{f} \leq$  6 ns,  $t_{f} \leq$  7 ns,  $t_{f} \leq$  8 ns,  $t_{f} \leq$  9 ns,  $t_$ 

B. CL includes probe and jig capacitance.

Figure 3. TE-to-Bus Test Circuit and Voltage Waveforms

### PARAMETER MEASUREMENT INFORMATION




[] denotes the SN55ALS160 military test conditions.

NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR  $\leq$  1 MHz, 50% duty cycle,  $t_{\Gamma} \leq$  6 ns,  $t_{\Gamma} \leq$  7 ns,  $t_{\Gamma} \leq$  8 ns,  $t_{\Gamma} \leq$  8 ns,  $t_{\Gamma} \leq$  9 ns,  $t_$ 

B. C<sub>L</sub> includes probe and jig capacitance.

Figure 4. TE-to-Terminal Test Circuit and Voltage Waveforms




[] denotes the SN55ALS160 military test conditions.

NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR  $\leq$  1 MHz, 50% duty cycle,  $t_f \leq$  6 ns,  $t_f \leq$  8 ns,  $t_f \leq$  8 ns,  $t_f \leq$  9 ns,  $t_f$ 

B. C<sub>L</sub> includes probe and jig capacitance.

Figure 5. PE-to-Bus Test Circuit and Voltage Waveforms

### **TYPICAL CHARACTERISTICS**



## TERMINAL LOW-LEVEL OUTPUT VOLTAGE **LOW-LEVEL OUTPUT CURRENT** 0.6 $V_{CC} = 5 V$ $T_A = 25^{\circ}C$ V<sub>OL</sub> - Low-Level Output Voltage - V 0.5 0.4 0.3 0.2 0.1 0 0 10 20 30 40 50 60 IOL - Low-Level Output Current - mA

Figure 7

# TERMINAL OUTPUT VOLTAGE vs






Figure 8

### **TYPICAL CHARACTERISTICS**







# BUS LOW-LEVEL OUTPUT VOLTAGE vs BUS LOW-LEVEL OUTPUT CURRENT




Figure 10

### BUS CURRENT vs BUS VOLTAGE




Figure 12

#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated