



MULTIPOINT-LVDS QUAD DIFFERENTIAL LINE DRIVER

FEATURES


- Differential Line Drivers for 30-Ω to 55-Ω Loads and Data Rates⁽¹⁾ Up to 200 Mbps, Clock Frequencies up to 100 MHz
- Supports Multipoint Bus Architectures
- Meets the Requirements of TIA/EIA-899
- Operates from a Single 3.3-V Supply
- Characterized for Operation from -40°C to 85°C
- 16-Pin SOIC (JEDEC MS-012) and 16-Pin TSSOP (JEDEC MS-153) Packaging

APPLICATIONS

- AdvancedTCA[™] (ATCA[™]) Clock Bus Driver
- Clock Distribution
- Backplane or Cabled Multipoint Data Transmission in Telecommunications, Automotive, Industrial, and Other Computer Systems
- Cellular Base Stations
- Central-Office and PBX Switching
- Bridges and Routers
- Low-Power High-Speed Short-Reach Alternative to TIA/EIA-485

DESCRIPTION

The SN65MLVD047 is a quadruple line driver that complies with the TIA/EIA-899 standard, Electrical Characteristics of Multipoint-Low-Voltage Differential Signaling (M–LVDS). The output current of this M–LVDS device has been increased, in comparison to standard LVDS compliant devices, in order to support doubly terminated transmission lines and heavily loaded backplane bus applications. Backplane applications generally require impedance matching termination resistors at both ends of the bus. The effective impedance of a doubly terminated bus can be as low as 30 Ω due to the bus terminations, as well as the capacitive load of bus interface devices. SN65MLVD047 drivers allow for operation with loads as low as 30 Ω . The SN65MLVD047 devices allow for multiple drivers to be present on a single bus. SN65MLVD047 drivers are high impedance when disabled or unpowered. Driver edge rate control is incorporated to support operation. The M-LVDS standard allows up to 32 nodes (drivers and/or receivers) to be connected to the same media in a backplane when multiple bus stubs are expected from the main transmission line to interface devices. The SN65MLVD047 provides 9-kV ESD protection on all bus pins.



LOGIC DIAGRAM (POSITIVE LOGIC)

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

(1) The data rate of a line, is the number of voltage transitions that are made per second expressed in the units bps (bits per second). AdvancedTCA and ATCA are trademarks of the PCI Industrial Computer Manufacturers Group.



SLLS606 - MARCH 2004



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

ORDERING INFORMATION

PART NUMBER	PACKAGE MARKING	PACKAGE/CARRIER
SN65MLVD047D	MLVD047	16-Pin SOIC/Tube
SN65MLVD047DR	MLVD047	16-Pin SOIC/Tape and Reel
SN65MLVD047PW	MLVD047	16-Pin TSSOP/Tube
SN65MLVD047PWR	MLVD047	16-Pin TSSOP/Tape and Reel

PACKAGE DISSIPATION RATINGS

PACKAGE	PCB JEDEC STANDARD	T _A ≤ 25°C POWER RATING	DERATING FACTOR ABOVE T _A = 25°C(1)	T _A = 85°C POWER RATING
D(16)	Low-K(2)	898 mW	7.81 mW/°C	429 mW
	Low-K(2)	592 mW	5.15 mW/°C	283 mw
PW(16)	High-K ⁽³⁾	945 mW	8.22 mW/°C	452 mw

(1) This is the inverse of the junction-to-ambient thermal resistance when board mounted and with no air flow.

(2) In accordance with the Low-K thermal metric difinitions of EIA/JESD51-3.

(3) In accordance with the High-K thermal metric difinitions of EIA/JESD51-7.

ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range unless otherwise noted⁽¹⁾

			UNITS
Supply voltage range(2), V	СС		–0.5 V to 4 V
Input voltage range, VI A, EN, EN			–0.5 V to 4 V
Output voltage range, VO	Y, Z		–1.8 V to 4 V
	Human Body Model(3)	Y and Z	±9 kV
		All pins	±4 kV
Electrostatic discharge	Charged-Device Model ⁽⁴⁾	All pins	±1500 V
	Machine Model ⁽⁵⁾	All pins	200 V
Junction temperature, T _J	·		140°C
Continuous power dissipati	ion, PD		See Dissipation Rating Table

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltage values, except differential I/O bus voltages, are with respect to the circuit ground terminal.

(3) Tested in accordance with JEDEC Standard 22, Test Method A114–B.

(4) Tested in accordance with JEDEC Standard 22, Test Method C101-A.

(5) Tested in accordance with JEDEC Standard 22, Test Method A115-A.



RECOMMENDED OPERATING CONDITIONS (see Figure 1)

	MIN	NOM	MAX	UNIT
Supply voltage, V _{CC}	3	3.3	3.6	V
High-level input voltage, VIH	2		VCC	V
Low-level input voltage, VIL	0		0.8	V
Voltage at any bus terminal (separate or common mode) Vy or Vz	-1.4		3.8	V
Differential load resistance, RL	30		55	Ω
Signaling rate, 1/tul			200	Mbps
Clock frequency			100	MHz
Junction temperature, TJ	-40		125	°C

THERMAL CHARACTERISTICS

PARAMETER	TEST CONDITIONS	MIN TYP	MAX	UNIT	
	Low-K board ⁽¹⁾ , no airflow	w-K board ⁽¹⁾ , no airflow D			
	Low-K board ⁽¹⁾ , no airflow		194.2		
Junction-to-ambient thermal resistance, OJA	Low-K board ⁽¹⁾ , 150 LFM	DW	146.8		°C/W
	Low-K board ⁽¹⁾ , 250 LFM	PW	133.1		
	High-K board ⁽²⁾ , no airflow		121.6		
	Lish Khaand(2)	D	51.1		0CAN
Junction-to-board thermal resistance, ΘJB	High-K board ⁽²⁾	PW	85.3		°C/W
lunction to ence thermal registerion Que		D	45.4		
Junction-to-case thermal resistance, Θ_{JC}		PW	34.7		°C/W
Device power dissipation, PD	EN = V _{CC} , \overline{EN} = GND, R _L = 50 Ω, Input 100 MHz 50 % duty cycle square wave to 1A:4A, T _A = 85°C			288.5	mW

(1) In accordance with the Low-K thermal metric difinitions of EIA/JESD51-3.

(2) In accordance with the High-K thermal metric difinitions of EIA/JESD51-7.

DEVICE ELECTRICAL CHARACTERISTICS

over recommended operating conditions unless otherwise noted

	PARAME	TER	TEST CONDITIONS		TYP(2)	MAX	UNIT
	Supply surrout	Driver enabled	EN = V _{CC} , \overline{EN} = GND, R _L = 50 Ω , All inputs = V _{CC} or GND		59	70	
ICC	Supply current	Driver disabled	EN = GND, \overline{EN} = V _{CC} , R _L = No load, All inputs = V _{CC} or GND		2	4	mA

(1) The algebraic convention, in which the least positive (most negative) limit is designated as minimum is used in this data sheet.

(2) All typical values are at 25°C and with a 3.3-V supply voltage.



DEVICE ELECTRICAL CHARACTERISTICS

over recommended operating conditions unless otherwise noted

	PARAMETER	TEST CONDITIONS	MIN(1)	TYP(2)	MAX	UNIT
LVTTL (EN,	EN, 1A:4A)	•	•			
IIH	High-level input current	$V_{IH} = 2 V \text{ or } V_{CC}$	0		10	μΑ
IIL	Low-level input current	VIL = GND or 0.8 V	0		10	μΑ
Ci	Input capacitance	V _I = 0.4 sin(30E6πt) + 0.5 ∨(3)		5		pF
M-LVDS (1Y	//1Z:4Y/4Z)		•			
$ V_{YZ} $	Differential output voltage magnitude		480		650	mV
$\Delta V_{YZ} $	Change in differential output voltage magnitude between logic states	See Figure 2	-50		50	mV
VOS(SS)	Steady-state common-mode output voltage		0.8		1.2	V
$\Delta V_{OS(SS)}$	Change in steady-state common-mode output voltage between logic states	See Figure 3	-50		50	mV
VOS(PP)	Peak-to-peak common-mode output voltage				150	mV
V _{Y(OC)}	Maximum steady-state open-circuit output voltage		0		2.4	V
V _{Z(OC)}	Maximum steady-state open-circuit output voltage	See Figure 7	0		2.4	V
V _{P(H)}	Voltage overshoot, low-to-high level output				1.2 V _{SS}	V
V _{P(L)}	Voltage overshoot, high-to-low level output	See Figure 5	-0.2 VSS			V
I _{OS}	Differential short-circuit output current magnitude	See Figure 4			24	mA
I _{OZ}	High-impedance state output current	$-1.4 \text{ V} \le (\text{V}_{\text{Y}} \text{ or } \text{V}_{\text{Z}}) \le 3.8 \text{ V},$ Other output = 1.2 V	-15		10	μΑ
lO(OFF)	Power-off output current	$\begin{array}{l} -1.4 \ V \leq (V_Y \ or \ V_Z) \leq 3.8 \ V, \\ Other \ output = 1.2 \ V, \\ V_{CC} = 0 \ V \end{array}$	-10		10	μΑ
C_{Y} or C_{Z}	Output capacitance	V_Y or $V_Z = 0.4 \sin(30E6\pi t) + 0.5 V$, (3) Other input at 1.2 V, driver disabled		3		pF
C _{YZ}	Differential output capacitance	$V_{YZ} = 0.4 \sin(30E6\pi t) V$, (3) Driver disabled			2.5	pF
C _{Y/Z}	Output capacitance balance, (CY/CZ)		0.99	1.01		

(1) The algebraic convention, in which the least positive (most negative) limit is designated as minimum is used in this data sheet.
(2) All typical values are at 25°C and with a 3.3-V supply voltage.
(3) HP4194A impedance analyzer (or equivalent)

SWITCHING CHARACTERISTICS

over recommended operating conditions unless otherwise noted

	PARAMETER	TEST CONDITIONS	MIN	түр(1)	MAX	UNIT
^t pLH	Propagation delay time, low-to-high-level output		1	1.5	2.4	ns
^t pHL	Propagation delay time, high-to-low-level output		1	1.5	2.4	ns
t _r	Differential output signal rise time		1		1.9	ns
t _f	Differential output signal fall time	See Figure 5	1		1.9	ns
^t sk(o)	Output skew	1 -			100	ps
^t sk(p)	Pulse skew (t _{pHL} – t _{pLH})			22	100	ps
^t sk(pp)	Part-to-part skew(2)				600	ps
^t jit(per)	Period jitter, rms (1 standard deviation) ⁽³⁾	All inputs 100 MHz clock input		0.2	1	ps
^t jit(c–c)	Cycle-to-cycle jitter(3)	All inputs 100 MHz clock input		5	36	ps
^t jit(pp)	Peak-to-peak jitter ⁽³⁾⁽⁴⁾	All inputs 200 Mbps 2 ¹⁵ –1 PRBS input		46	158	ps
^t pZH	Enable time, high-impedance-to-high-level output				7	ns
^t pZL	Enable time, high-impedance-to-low-level output	See Figure 6			7	ns
^t pHZ	Disable time, high-level-to-high-impedance output				8	ns
t _{pLZ}	Disable time, low-level-to-high-impedance output	See Figure 6			8	ns

(1) All typical values are at 25°C and with a 3.3-V supply voltage. (2) $t_{sk(pp)}$ is the magnitude of the difference in propagation delay times between any specified terminals of two devices when both devices operate with the same supply voltages, at the same temperature, and have identical packages and test circuits.

(3) Stimulus jitter has been subtracted from the measurements.

(4) Peak-to-peak jitter includes jitter due to pulse skew $(t_{sk(p)})$.



PARAMETER MEASUREMENT INFORMATION






Figure 1. Driver Voltage and Current Definitions



NOTE: All resistors are 1% tolerance.

Figure 2. Differential Output Voltage Test Circuit



- NOTES:A. All input pulses are supplied by a generator having the following characteristics: t_r or $t_f \le 1$ ns, pulse frequency = 500 kHz, duty cycle = $50 \pm 5\%$.
 - B. C1, C2 and C3 include instrumentation and fixture capacitance within 2 cm of the D.U.T. and are ±20%.
 - C. R1 and R2 are metal film, surface mount, ±1%, and located within 2 cm of the D.U.T.
 - D. The measurement of VOS(PP) is made on test equipment with a -3 dB bandwidth of at least 1 GHz.

Figure 3. Test Circuit and Definitions for the Common-Mode Output Voltage





Figure 4. Short-Circuit Test Circuit


SLLS606 - MARCH 2004





- NOTES:A. All input pulses are supplied by a generator having the following characteristics: t_f or $t_f \le 1$ ns, frequency = 500 kHz, duty cycle = $50 \pm 5\%$.
 - B. C1, C2, and C3 include instrumentation and fixture capacitance within 2 cm of the D.U.T. and are ±20%.
 - C. R1 is a metal film, surface mount, and 1% tolerance and located within 2 cm of the D.U.T.
 - D. The measurement is made on test equipment with a –3 dB bandwidth of at least 1 GHz.

Figure 5. Driver Test Circuit, Timing, and Voltage Definitions for the Differential Output Signal



NOTES:A. All input pulses are supplied by a generator having the following characteristics: t_f or $t_f \le 1$ ns, frequency = 500 kHz, duty cycle = 50 ± 5%.

- B. C1, C2, C3, and C4 includes instrumentation and fixture capacitance within 2 cm of the D.U.T. and are ±20%.
- C. R1 and R2 are metal film, surface mount, and 1% tolerance and located within 2 cm of the D.U.T.
- D. The measurement is made on test equipment with a -3 dB bandwidth of at least 1 GHz.

Figure 6. Driver Enable and Disable Time Circuit and Definitions







Figure 7. Driver Maximum Steady State Output Voltage



NOTES:A. All input pulses are supplied by an Agilent 8304A Stimulus System.


B. The measurement is made on a TEK TDS6604 running TDSJIT3 application software

C. Period jitter and cycle-to-cycle jitter are measured using a 100 MHz 50 ±1% duty cycle clock input.

D. Peak-to-peak jitter is measured using a 200 Mbps 2¹⁵–1 PRBS input.

Figure 8. Driver Jitter Measurement Waveforms

DEVICE INFORMATION




DEVICE FUNCTION TABLE

	INPUTS	OUT	PUTS	
D	EN	EN	Y	Z
L	Н	L	L	н
Н	Н	L	Н	L
OPEN	Н	L	L	н
Х	L or OPEN	Х	Z	Z
Х	Х	H or OPEN	Z	Z

H = high level, L = low level, Z = high impedance, X = Don't care

EQUIVALENT INPUT AND OUTPUT SCHEMATIC DIAGRAMS






85

SLLS606 - MARCH 2004





125

75

f - Input Frequency - MHz

100



T_A – Free-Air Temperature – °C

10

35

60

85

1.34

-40

-15

500

25

50



SLLS606 - MARCH 2004

TYPICAL CHARACTERISTICS




Figure 15

Figure 16



APPLICATION INFORMATION

SYNCHRONIZATION CLOCK IN ADVANCEDTCA

Advanced Telecommunications Computing Architecture, also known as AdvancedTCA, is an open architecture to meet the needs of the rapidly changing communications network infrastructure. M–LVDS bused clocking is recommended by the ATCA.

The ATCA specification includes requirements for three redundant clock signals. An 8-KHz and a 19.44-MHz clock signal, as well as an user-defined clock signal are included in the specification. The SN65MLVD047 quad driver supports distribution of these three ATCA clock signals, supporting operation beyond 100 MHz, which is the highest clock frequency included in the ATCA specification. A pair of SN65MLVD047 devices can be used to support the ATCA redundancy requirements.

MULTIPOINT CONFIGURATION

The SN65MLVD047 is designed to meet or exceed the requirement of the TIA/EIA–899 (M–LVDS) standard, which allows multipoint communication on a shared bus.

Multipoint is a bus configuration with multiple drivers and receivers present. An example is shown in Figure 17. The figure shows transceivers interfacing to the bus, but a combination of drivers, receivers, and transceivers is also possible. Termination resistors need to be placed on each end of the bus, with the termination resistor value matched to the loaded bus impedance.




Figure 17. Multipoint Architecture

MULTIDROP CONFIGURATION

Multidrop configuration is similar to multipoint configuration, but only one driver is present on the bus. A multidrop system can be configured with the driver at one end of the bus, or in the middle of the bus. When a driver is located at one end, a single termination resistor is located at the far end, close to the last receiver on the bus. Alternatively, the driver can be located in the middle of the bus, to reduce the maximum flight time. With a centrally located driver, termination resistors are located at each end of the bus. In both cases the termination resistor value should be matched to the loaded bus impedance. Figure 18 shows examples of both cases.






Figure 18. Multidrop Architectures With Different Driver Locations

UNUSED CHANNEL

The SN65MLVD047 is designed to meet or exceed the requirement of the TIA/EIA–899 (M–LVDS) standard, which allows multipoint communication on a standard bus. A 360-k Ω pull-down resistor is built in every LVTTL input. The unused driver inputs and outputs may be left floating.

PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	e Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
SN65MLVD047D	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN65MLVD047DR	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN65MLVD047PW	ACTIVE	TSSOP	PW	16	90	TBD	CU NIPDAU	Level-1-220C-UNLIM
SN65MLVD047PWG4	ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN65MLVD047PWR	ACTIVE	TSSOP	PW	16	2000	TBD	CU NIPDAU	Level-1-220C-UNLIM
SN65MLVD047PWRG4	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS) or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details. TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)


⁽³⁾ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

D (R-PDSO-G16)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).

D. Falls within JEDEC MS-012 variation AC.



MECHANICAL DATA

MTSS001C - JANUARY 1995 - REVISED FEBRUARY 1999

PW (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

14 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
- D. Falls within JEDEC MO-153



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address:

Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2005, Texas Instruments Incorporated