
SN74ABT18646 SCAN TEST DEVICE WITH 18-BIT TRANSCEIVER AND REGISTER SCBS131A – AUGUST 1992 – REVISED JANUARY 2002

- Member of the Texas Instruments Widebus™ Family
- Compatible With IEEE Std 1149.1-1990 (JTAG) Test Access Port and Boundary-Scan Architecture
- Includes D-Type Flip-Flops and Control Circuitry to Provide Multiplexed Transmission of Stored and Real-Time Data
- Two Boundary-Scan Cells Per I/O for Greater Flexibility

- SCOPE[™] Instruction Set
 - IEEE Std 1149.1-1990 Required Instructions, Optional INTEST, and P1149.1A CLAMP and HIGHZ
 - Parallel Signature Analysis at Inputs With Masking Option
 - Pseudorandom Pattern Generation From Outputs
 - Sample Inputs/Toggle Outputs
 - Binary Count From Outputs
 - Device Identification
 - Even-Parity Opcodes



description

This scan test device with a 18-bit bus transceiver and register is a member of the Texas Instruments SCOPE[™] testability IC family. This device supports IEEE Std 1149.1-1990 boundary scan to facilitate testing of complex circuit board assemblies. Scan access to the test circuitry is accomplished via the four-wire test access port (TAP) interface.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

SCOPE and Widebus are trademarks of Texas Instruments

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 2002, Texas Instruments Incorporated

SCBS131A - AUGUST 1992 - REVISED JANUARY 2002

description (continued)

In the normal mode, this device is an 18-bit bus transceiver and register that allows for multiplexed transmission of data directly from the input bus or from the internal registers. It can be used either as two 9-bit transceivers or one 18-bit transceiver. The test circuitry can be activated by the TAP to take snapshot samples of the data appearing at the device pins or to perform a self-test on the boundary test cells. Activating the TAP in the normal mode does not affect the functional operation of the SCOPE bus transceivers and registers.

Transceiver function is controlled by output-enable (\overline{OE}) and direction (DIR) inputs. When \overline{OE} is low, the transceiver is active and operates in the A-to-B direction when DIR is high or in the B-to-A direction when DIR is low. When OE is high, both the A and B outputs are in the high-impedance state, effectively isolating both buses.

Data flow is controlled by clock (CLKAB and CLKBA) and select (SAB and SBA) inputs. Data on the A bus is clocked into the associated registers on the low-to-high transition of CLKAB. When SAB is low, real-time A data is selected for presentation to the B bus (transparent mode). When SAB is high, stored A data is selected for presentation to the B bus (registered mode). The function of the CLKBA and SBA inputs mirrors that of CLKAB and SAB, respectively. Figure 1 illustrates the four fundamental bus-management functions that can be performed with the SN74ABT18646.

In the test mode, the normal operation of the SCOPE bus transceivers and registers is inhibited, and the test circuitry is enabled to observe and control the I/O boundary of the device. When enabled, the test circuitry can perform boundary scan test operations according to the protocol described in IEEE Std 1149.1-1990.

Four dedicated test pins are used to observe and control the operation of the test circuitry: test data input (TDI), test data output (TDO), test mode select (TMS), and test clock (TCK). Additionally, the test circuitry can perform other testing functions, such as parallel signature analysis on data inputs and pseudorandom pattern generation from data outputs. All testing and scan operations are synchronized to the TAP interface.

Additional flexibility is provided in the test mode through the use of two boundary scan cells (BSCs) for each I/O pin. This allows independent test data to be captured and forced at either bus (A or B). A PSA/COUNT instruction is also included to ease the testing of memories and other circuits where a binary count addressing scheme is useful.

TA	PACKAGET		ORDERABLE PART NUMBER	TOP-SIDE MARKING
–40°C to 85°C	LQFP – PM	Tray	SN74ABT18646PM	ABT18646

ORDERING INFORMATION

[†]Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



SCBS131A - AUGUST 1992 - REVISED JANUARY 2002


FUNCTION TABLE (normal mode, each 9-bit section)

	(normal mode, each 9-bit section)								
	INPUTS					DAT	A I/O		
OE	DIR	CLKAB	CLKBA	SAB	SBA	A1–A9	B1–B9	OPERATION OR FUNCTION	
Х	Х	\uparrow	Х	Х	Х	Input	Unspecified [†]	Store A, B unspecified [†]	
х	Х	Х	\uparrow	Х	Х	Unspecified [†]	Input	Store B, A unspecified [†]	
Н	Х	\uparrow	\uparrow	Х	Х	Input	Input	Store A and B data	
Н	Х	L	L	Х	Х	Input disabled	Input disabled	Isolation, hold storage	
L	L	Х	Х	Х	L	Output	Input	Real-time B data to A bus	
L	L	Х	Х	Х	Н	Output	Input disabled	Stored B data to A bus	
L	Н	Х	Х	L	Х	Input	Output	Real-time A data to B bus	
L	н	L	Х	н	Х	Input disabled	Output	Stored A data to B bus	

[†] The data output functions can be enabled or disabled by various signals at the OE and DIR inputs. Data input functions are always enabled; i.e., data at the bus terminals is stored on every low-to-high transition of the clock inputs.




SCBS131A - AUGUST 1992 - REVISED JANUARY 2002







functional block diagram





SCBS131A – AUGUST 1992 – REVISED JANUARY 2002

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V _{CC}	
Input voltage range, V _I : Except I/O ports (see Note 1)	
I/O ports (see Note 1)0	
Voltage range applied to any output in the high state or power-off state, V_0 0	
Current into any output in the low state, I _O	
Input clamp current, I _{IK} (V _I < 0)	
Output clamp current, I _{OK} (V _O < 0)	
Package thermal impedance, θ_{JA} (see Note 2)	
Storage temperature range, T _{stg} 65	°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

2. The package thermal impedance is calculated in accordance with JESD 51-7.

recommended operating conditions (see Note 3)

		MIN	MAX	UNIT
VCC	Supply voltage	4.5	5.5	V
VIH	High-level input voltage	2		V
VIL	Low-level input voltage		0.8	V
VI	Input voltage	0	VCC	V
ЮН	High-level output current		-32	mA
IOL	Low-level output current		64	mA
$\Delta t/\Delta v$	Input transition rise or fall rate		10	ns/V
Т _А	Operating free-air temperature	-40	85	°C

NOTE 3: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



SCBS131A - AUGUST 1992 - REVISED JANUARY 2002

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Note 4)

PARAMETER		TEST CONDITI	ONS	MIN	түр†	MAX	UNIT
VIK	V _{CC} = 4.5 V,	lj = -18 mA				-1.2	V
Vou	V _{CC} = 4.5 V,	$V_{CC} = 4.5 \text{ V}, \qquad I_{OH} = -3 \text{ mA}$					V
Vон	V _{CC} = 4.5 V,	I _{OH} = -32 mA		2			v
VOL	V _{CC} = 4.5 V,	I _{OL} = 64 mA				0.55	V
1.	V _{CC} = 5.5 V,	VI = VCC or GND	CLK, DIR, OE, S, TCK			±1	μA
Ц	$v_{CC} = 5.5 v,$		A or B ports			±100	μA
IН	V _{CC} = 5.5 V,	$V_{I} = V_{CC},$	TDI, TMS			10	μA
١ _{١L}	V _{CC} = 5.5 V,	VI = GND,	TDI, TMS			-150	μA
lozн‡	V _{CC} = 5.5 V,	V _O = 2.7 V				50	μA
I _{OZL} ‡	V _{CC} = 5.5 V,	V _O = 0.5 V				-50	μA
loff	$V_{CC} = 0,$	V _I or V _O ≤ 5.5 V				±100	μA
ICEX	V _{CC} = 5.5 V,	V _O = 5.5 V,	Outputs high			50	μA
۱ ₀ §	V _{CC} = 5.5 V,	V _O = 2.5 V		-50		-200	mA
	V _{CC} = 5.5 V,		Outputs high			5.5	
lcc	$I_{O} = 0,$	A or B ports	Outputs low			38¶	mA
	$V_I = V_{CC}$ or GND		Outputs disabled			5	
$\Delta I_{CC}^{\#}$	V _{CC} = 5.5 V,	One input at 3.4 V,	Other inputs at V _{CC} or GND			2	mA
Ci	VI = 2.5 V or 0.5 V,		Control inputs		3		pF
C _{io}	V _O = 2.5 V or 0.5 V,		A or B ports		10		pF
Co	V _O = 2.5 V or 0.5 V,		TDO		8		рF

NOTE 4: Preliminary specifications based on SPICE analysis

[†] All typical values are at $V_{CC} = 5 V$, $T_A = 25^{\circ}C$.

[‡] The parameters I_{OZH} and I_{OZL} include the input leakage current.

§ Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

 \P If both A and B ports are low, I_{CCL} is 76 mA.

[#]This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.

timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (normal mode) (see Note 4 and Figure 2)

			MIN	MAX	UNIT
fclock	Clock frequency	CLKAB or CLKBA		100	MHz
tw	Pulse duration	CLKAB or CLKBA high or low	4		ns
t _{su}	Setup time	A before CLKAB↑ or B before CLKBA↑	4.5		ns
t _h	Hold time	A after CLKAB↑ or B after CLKBA↑	0		ns

NOTE 4: Preliminary specifications based on SPICE analysis



SCBS131A - AUGUST 1992 - REVISED JANUARY 2002

timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (test mode) (see Note 4 and Figure 2)

			MIN	MAX	UNIT
fclock	Clock frequency	ТСК		50	MHz
tw	Pulse duration	TCK high or low	8		ns
		A, B, CLK, DIR, OE, or S before TCK1	4.5		
t _{su}	Setup time	TDI before TCK [↑]	7.5		ns
		TMS before TCK [↑]	3		
		A or B after TCK1			
+ .	Hold time	CLK, DIR, OE, or S after TCK [↑]	0		-
^t h		TDI after TCK↑	0.5		ns
		TMS after TCK↑	0.5		
^t d	Delay time	Power up to TCK [↑]	50		ns
t _r	Rise time	V _{CC} power up	1		μs

NOTE 4: Preliminary specifications based on SPICE analysis

switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (normal mode) (see Note 4 and Figure 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	MIN	МАХ	UNIT
fmax	CLKAB or CLKBA		100		MHz
^t PLH	A or B	B or A	2	5.4	ns
^t PHL	AUB	BOIA	2	6.6	115
^t PLH	CLKAB or CLKBA	B or A	2.5	8	-
^t PHL	CERAB OF CERBA	BOIA	2.5	7.4	ns
^t PLH	SAB or SBA	P. et A	2	7.5	
^t PHL	SAB OF SBA	B or A	2	8	ns
^t PZH	DIR	P. er A	2	8	
^t PZL	DIR	B or A	3	9.1	ns
^t PZH		D er A	2.5	8.6	-
^t PZL	OE	B or A	3	9.3	ns
^t PHZ	DIR	P or A	3.5	11.1	~~
^t PLZ	DIR	B or A	3	8.8	ns
^t PHZ	OE	D an A	3.5	10.5	
^t PLZ		B or A	2	8.5	ns

NOTE 4: Preliminary specifications based on SPICE analysis



SN74ABT18646 SCAN TEST DEVICE WITH 18-BIT TRANSCEIVER AND REGISTER SCBS131A – AUGUST 1992 – REVISED JANUARY 2002


switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (test mode) (see Note 4 and Figure 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	MIN	МАХ	UNIT
fmax	ТСК		50		MHz
^t PLH	тск↓	A or B	2.5	13.5	
^t PHL		AOIB	2.5	12.5	ns
^t PLH	ТСК↓	TDO	2	6.5	ns ns
^t PHL	TCK↓	100	2	6.5	
^t PZH	ТСК↓	A or B	4.5	13.8	
^t PZL		AOIB	5	14.5	
^t PZH	ТСК↓	TDO	2	7	
^t PZL		100	3	7.5	ns
^t PHZ	ТСК↓	A or B	4	17	
^t PLZ		AOIB	3	16	ns
^t PHZ	тск↓	TDO	3	9	
^t PLZ	ICK↓	TDO	3	7.5	ns

NOTE 4: Preliminary specifications based on SPICE analysis



SCBS131A – AUGUST 1992 – REVISED JANUARY 2002



PARAMETER MEASUREMENT INFORMATION

NOTES: A. CL includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_r \leq 2.5 ns, t_f \leq 2.5 ns.

D. The outputs are measured one at a time with one transition per measurement.

Figure 2. Load Circuit and Voltage Waveforms



PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins I	Package Qty	e Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
SN74ABT18646PM	ACTIVE	LQFP	РМ	64	160	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR
SN74ABT18646PMG4	ACTIVE	LQFP	PM	64	160	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details. **TBD:** The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

MECHANICAL DATA

MTQF008A - JANUARY 1995 - REVISED DECEMBER 1996

PM (S-PQFP-G64)

PLASTIC QUAD FLATPACK



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MS-026
- D. May also be thermally enhanced plastic with leads connected to the die pads.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2006, Texas Instruments Incorporated