SN54ABT646 ... JT PACKAGE

SCBS068E - JULY 1991 - REVISED JULY 1994

- State-of-the-Art *EPIC-*II*B*[™] BiCMOS Design Significantly Reduces Power Dissipation
- ESD Protection Exceeds 2000 V Per MIL-STD-883C, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- Typical V_{OLP} (Output Ground Bounce)
 1 V at V_{CC} = 5 V, T_A = 25°C
- High-Drive Outputs (-32-mA I_{OH}, 64-mA I_{OL})
- Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages, Ceramic Chip Carriers (FK), and Plastic (NT) and Ceramic (JT) DIPs


description

These devices consist of bus transceiver circuits, D-type flip-flops, and control circuitry arranged for multiplexed transmission of data directly from the input bus or from the internal registers. Data on the A or B bus is clocked into the registers on the low-to-high transition of the appropriate clock (CLKAB or CLKBA) input. Figure 1 illustrates the four fundamental bus-management functions that can be performed with the 'ABT646.

Output-enable (\overline{OE}) and direction-control (DIR) inputs are provided to control the transceiver functions. In the transceiver mode, data present at the high-impedance port may be stored in either register or in both.

SN74ABT646 DB, DW, NT, OR PW PACKAGE (TOP VIEW)									
CLKAB [SAB [DIR [A1 [A2 [A3 [A4 [A5 [A6 [A7 [A8 [GND]	1 2 3 4 5 6 7 8 9 10 11 12	24 23 22 21 20 19 18 17 16 15 14 13	V _{CC} CLKBA SBA OE B1 B2 B3 B4 B5 B6 B7 B8						
		_							

SN54ABT646 ... FK PACKAGE (TOP VIEW)





The select-control (SAB and SBA) inputs can multiplex stored and real-time (transparent mode) data. The direction control (DIR) determines which bus will receive data when \overline{OE} is low. In the isolation mode (\overline{OE} high), A data may be stored in one register and/or B data may be stored in the other register.

When an output function is disabled, the input function is still enabled and may be used to store and transmit data. Only one of the two buses, A or B, may be driven at a time.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN74ABT646 is available in TI's shrink small-outline package (DB), which provides the same I/O pin count and functionality of standard small-outline packages in less than half the printed-circuit-board area.


The SN54ABT646 is characterized for operation over the full military temperature range of -55° C to 125° C. The SN74ABT646 is characterized for operation from -40° C to 85° C.

EPIC-IIB is a trademark of Texas Instruments Incorporated.



2 - 1

SCBS068E - JULY 1991 - REVISED JULY 1994






Pin numbers shown are for DB, DW, JT, NT, and PW packages.

SCBS068E - JULY 1991 - REVISED JULY 1994

	FUNCTION TABLE										
	INPUTS DATA I/Os										
OE	DIR	CLKAB	CLKBA	SAB	SBA	A1 THRU A8	B1 THRU B8	OPERATION OR FUNCTION			
Х	Х	\uparrow	Х	Х	Х	Input	Unspecified [†]	Store A, B unspecified [†]			
Х	Х	Х	\uparrow	Х	Х	Unspecified [†]	Input	Store B, A unspecified [†]			
Н	Х	\uparrow	\uparrow	Х	Х	Input	Input	Store A and B data			
Н	Х	H or L	H or L	Х	Х	Input disabled	Input disabled	Isolation, hold storage			
L	L	Х	Х	Х	L	Output	Input	Real-time B data to A bus			
L	L	Х	H or L	Х	Н	Output	Input	Stored B data to A bus			
L	Н	Х	Х	L	Х	Input	Output	Real-time A data to B bus			
L	н	H or L	Х	Н	Х	Input	Output	Stored A data to B bus			

[†] The data output functions may be enabled or disabled by various signals at the OE and DIR inputs. Data input functions are always enabled; i.e., data at the bus pins will be stored on every low-to-high transition of the clock inputs.

logic symbol[‡]




[‡] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the DB, DW, JT, NT, and PW packages.



SCBS068E - JULY 1991 - REVISED JULY 1994

logic diagram (positive logic)



To Seven Other Channels

Pin numbers shown are for the DB, DW, JT, NT, and PW packages.



SCBS068E - JULY 1991 - REVISED JULY 1994

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V _{CC} Input voltage range, V _I (except I/O ports) (see Note 1) Voltage range applied to any output in the high state or power-off	
Current into any output in the low state, I _O : SN54ABT646	
SN74ABT646	128 mA
Input clamp current, I _{IK} (V _I < 0)	–18 mA
Output clamp current, I_{OK} ($V_O < 0$)	
Maximum power dissipation at $T_A = 55^{\circ}C$ (in still air) (see Note 2)): DB package 0.65 W
	DW package 1.7 W
	NT package 1.3 W
	PW package 0.7 W
Storage temperature range	

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

2. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils, except for the NT package, which has a trace length of zero. For more information, refer to the Package Thermal Considerations application note in the 1994 ABT Advanced BiCMOS Technology Data Book, literature number SCBD002B.

recommended operating conditions (see Note 3)

		SN54A	BT646	SN74ABT646		
		MIN	MAX	MIN	MAX	UNIT
Vcc	Supply voltage	4.5	5.5	4.5	5.5	V
VIH	High-level input voltage	2	EN	2		V
VIL	Low-level input voltage		0.8		0.8	V
VI	Input voltage	0 <	Vcc	0	VCC	V
ЮН	High-level output current	Ć,	-24		-32	mA
IOL	Low-level output current	201	48		64	mA
$\Delta t / \Delta v$	Input transition rise or fall rate	4	5		5	ns/V
TA	Operating free-air temperature	-55	125	-40	85	°C

NOTE 3: Unused or floating pins (input or I/O) must be held high or low.



SCBS068E - JULY 1991 - REVISED JULY 1994

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	TEST CONDITIONS				A = 25°C	;	SN54A	BT646	SN74A	BT646		
PARAMETER		TEST CONDITIO	NS	MIN	TYP [†]	MAX	MIN	MAX	MIN	MAX	UNIT	
VIK	V _{CC} = 4.5 V,	lj = -18 mA				-1.2		-1.2		-1.2	V	
	V _{CC} = 4.5 V,	I _{OH} = -3 mA		2.5			2.5		2.5			
Maria	V _{CC} = 5 V,	I _{OH} = -3 mA		3			3		3		V	
VOH		I _{OH} = -24 mA		2			2				V	
	V _{CC} = 4.5 V	I _{OH} = -32 mA		2*					2			
		I _{OL} = 48 mA				0.55		0.55			V	
VOL	$V_{CC} = 4.5 \text{ V}$ $I_{OL} = 6$					0.55*		2		0.55	V	
$V_{\rm CC} = 5.5 \text{V},$		-	Control inputs			±1		±1		±1	A	
Ι	$V_{I} = V_{CC}$ or GND		A or B ports			±100		±100		±100	μA	
^I OZH [‡]	V _{CC} = 5.5 V,	V _O = 2.7 V				10§	~	5 0		10§	μA	
IOZL [‡]	V _{CC} = 5.5 V,	$V_{O} = 0.5 V$				-10§	VC	-50		-10§	μΑ	
loff	$V_{CC} = 0,$	$V_I \text{ or } V_O \leq 4.5$	V			±100	20			±100	μΑ	
ICEX	V _{CC} = 5.5 V,	V _O = 5.5 V	Outputs high			50	2	50		50	μΑ	
۱ _О ¶	V _{CC} = 5.5 V,	$V_{O} = 2.5 V$		-50	-100	-180	-50	-180	-50	-180	mA	
			Outputs high			250		250		250	μΑ	
ICC	$V_{CC} = 5.5 V,$ $V_{I} = V_{CC} \text{ or GNI}$	IO = 0,	Outputs low			30		30		30	mA	
		5	Outputs disabled			250		250		250	μA	
$\Delta I_{CC}^{\#}$	V _{CC} = 5.5 V, Other inputs at V	One input at 3. CC or GND	4 V,			1.5		1.5		1.5	mA	
Ci	VI = 2.5 V or 0.5	V	Control inputs		7						pF	
C _{io}	V _O = 2.5 V or 0.5	5 V	A or B ports		12						pF	

* On products compliant to MIL-STD-883, Class B, this parameter does not apply.

[†] All typical values are at $V_{CC} = 5 V$.

[‡] The parameters I_{OZH} and I_{OZL} include the input leakage current.

§ This data sheet limit may vary among suppliers.

¶Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

[#]This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.

timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 2)

			V _{CC} =	= 5 V, 25°C	SN54A	BT646	SN74A	BT646	UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	
fclock	clock Clock frequency				0	125	0	125	MHz
tw	Pulse duration, CLK high or low		4		4	SCN 1	4		ns
		High	3.5		3.5	JIE.	3.5		
t _{su}	Setup time, A or B before CLKAB \uparrow or CLKBA \uparrow		3		3	/	3		ns
th	Hold time, A or B after CLKAB \uparrow or CLKBA \uparrow		0		0		0		ns



SN54ABT646, SN74ABT646 **OCTAL BUS TRANSCEIVERS AND REGISTERS** WITH 3-STATE OUTPUTS SCBS068E – JULY 1991 – REVISED JULY 1994


switching characteristics over recommended ranges of supply voltage and operating free-a	ir
temperature, C _L = 50 pF (unless otherwise noted) (see Figure 2)	

PARAMETER	FROM	TO (OUTPUT)	V _{CC} = 5 V, T _A = 25°C			SN54ABT646		SN74ABT646		UNIT
	(INPUT)	(001901)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	
f _{max}			125					125		MHz
^t PLH	CLKBA or CLKAB	A or B	2.2	4	6.8			2.2	7.8	ns
^t PHL		AUIB	1.7	4	7.4			1.7	8.4	115
^t PLH	A or B	B or A	1.5	3	5.9		2	1.5	6.9	ns
^t PHL	AUID		1.5	3.3	5.9		15	1.5	6.9	115
^t PLH		B or A	1.5	4	6.1		PE	1.5	7.1	ns
^t PHL	SAB or SBA†	BOLA	1.5	3.6	6.9	~	2	1.5	7.9	115
^t PZH	OE	A or B	1	4.3	5.3	50		1	6.3	
^t PZL	UE	AUIB	2.1	5.8	7.4	20		2.1	8.8	ns
^t PHZ	OE	A or B	1.5	3.5	7.3	44		1.5	8.3	ns
^t PLZ	UE	AUIB	1.5	3	7			1.5	7.5	115
^t PZH	DIR	A or B	1.2	4.5	5.7			1.2	6.7	-
^t PZL		AUID	2.5	6.5	9			2.5	9.5	ns
^t PHZ	DIR	A or B	1.5	3.8	6.7			1.5	7.7	
^t PLZ		AUID	1.5	3.8	7.2			1.5	8.2	ns

[†] These parameters are measured with the internal output state of the storage register opposite to that of the bus input.



SCBS068E - JULY 1991 - REVISED JULY 1994



NOTES: A. CL includes probe and jig capacitance.

- B. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_f \leq 2.5 ns, t_f \leq 2.5 ns.
- C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.

D. The outputs are measured one at a time with one transition per measurement.

Figure 2. Load Circuit and Voltage Waveforms



21-Nov-2005

PACKAGING INFORMATION

NTS

FRUME

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Packag Qty	e Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
SN74ABT646DBLE	OBSOLETE	SSOP	DB	24		TBD	Call TI	Call TI
SN74ABT646DBR	ACTIVE	SSOP	DB	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74ABT646DBRE4	ACTIVE	SSOP	DB	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74ABT646DGVR	ACTIVE	TVSOP	DGV	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74ABT646DGVRE4	ACTIVE	TVSOP	DGV	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74ABT646DW	ACTIVE	SOIC	DW	24	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74ABT646DWE4	ACTIVE	SOIC	DW	24	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74ABT646DWR	ACTIVE	SOIC	DW	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74ABT646DWRE4	ACTIVE	SOIC	DW	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74ABT646NT	ACTIVE	PDIP	NT	24	15	Pb-Free (RoHS)	CU NIPDAU	Level-NC-NC-NC
SN74ABT646NTE4	ACTIVE	PDIP	NT	24	15	Pb-Free (RoHS)	CU NIPDAU	Level-NC-NC-NC
SN74ABT646PW	ACTIVE	TSSOP	PW	24	60	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74ABT646PWE4	ACTIVE	TSSOP	PW	24	60	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74ABT646PWLE	OBSOLETE	TSSOP	PW	24		TBD	Call TI	Call TI
SN74ABT646PWR	ACTIVE	TSSOP	PW	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74ABT646PWRE4	ACTIVE	TSSOP	PW	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS) or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details. TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is



PACKAGE OPTION ADDENDUM

provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

MPDI004 - OCTOBER 1994

NT (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

24 PINS SHOWN



NOTES: A. All linear dimensions are in inches (millimeters). B. This drawing is subject to change without notice.



PLASTIC SMALL-OUTLINE

MPDS006C - FEBRUARY 1996 - REVISED AUGUST 2000

DGV (R-PDSO-G**)

24 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.
- D. Falls within JEDEC: 24/48 Pins MO-153

14/16/20/56 Pins – MO-194



DW (R-PDSO-G24)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).

D. Falls within JEDEC MS-013 variation AD.



MSSO002E - JANUARY 1995 - REVISED DECEMBER 2001

DB (R-PDSO-G**)

PLASTIC SMALL-OUTLINE

28 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
- D. Falls within JEDEC MO-150



MTSS001C - JANUARY 1995 - REVISED FEBRUARY 1999

PW (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

14 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
- D. Falls within JEDEC MO-153



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address:

Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2005, Texas Instruments Incorporated