SN54ABTH16244, SN74ABTH16244 16-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS

SCBS677D - SEPTEMBER 1996 - REVISED MARCH 2000

- **Members of the Texas Instruments** Widebus™ Family
- State-of-the-Art *EPIC-IIB™* BiCMOS Design Significantly Reduces Power Dissipation
- Latch-Up Performance Exceeds 500 mA Per JESD 17
- Typical V_{OLP} (Output Ground Bounce) <1 V at $V_{CC} = 5 \text{ V}, T_A = 25^{\circ}\text{C}$
- Distributed V_{CC} and GND Pins Minimize **High-Speed Switching Noise**
- Flow-Through Architecture Optimizes PCB
- High-Drive Outputs (–32-mA I_{OH}, 64-mA I_{OL})
- Bus Hold on Data Inputs Eliminates the **Need for External Pullup/Pulldown** Resistors
- **ESD Protection Exceeds 2000 V Per** MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- **Package Options Include Plastic Shrink** Small-Outline (DL), Thin Shrink Small-Outline (DGG), Thin Very Small-Outline (DGV) Packages, and 380-mil Fine-Pitch Ceramic Flat (WD) Packages

description

The 'ABTH16244 devices are 16-bit buffers and line drivers designed specifically to improve both the performance and density of 3-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters. These devices can be used as four 4-bit buffers, two 8-bit buffers, or one 16-bit buffer. These devices provide true outputs and symmetrical active-low output-enable (OE) inputs.

SN54ABTH16244 . . . WD PACKAGE SN74ABTH16244...DGG, DGV, OR DL PACKAGE (TOP VIEW)

		т		1
10E		\cup	48	2 <mark>0E</mark>
1Y1	2		47	1A1
1Y2	3		46	1A2
GND	4		45	GND
1Y3 [5		44	1A3
1Y4	6		43] 1A4
v _{cc} [7		42] v _{cc}
2Y1	8		41	2A1
2Y2	9		40	2A2
GND	10		39	GND
2Y3	11		38	2A3
2Y4[12		37	2A4
3Y1 [13		36	3A1
3Y2 [14		35	3A2
GND[15		34	GND
3Y3 [16		33	3A3
3Y4[17		32	3A4
v _{cc} [18		31] v _{cc}
4Y1	19		30	P '' ' '
4Y2	20		29	4A2
GND			28	GND
4Y3	22		27	4A3
4Y4 [23		26] 4A4
40E	24		25	3 <u>OE</u>
	_			ı

To ensure the high-impedance state during power up or power down, $\overline{\sf OE}$ should be tied to ${\sf V}_{\sf CC}$ through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

The SN54ABTH16244 is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74ABTH16244 is characterized for operation from -40°C to 85°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.


Widebus and EPIC-IIB are trademarks of Texas Instruments Incorporated.



FUNCTION TABLE (each buffer)

INPU	JTS	OUTPUT
OE	Α	Υ
L	Н	Н
L	L	L
Н	Χ	Z


logic symbol†



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.



logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V _C (co. Note 1)	
Input voltage range, V _I (see Note 1)	
Voltage range applied to any output in the high or power-off state, V _O	
Current into any output in the low state, I _O : SN54ABTH16244	96 mA
SN74ABTH16244	128 mA
Input clamp current, I _{IK} (V _I < 0)	–18 mA
Output clamp current, I _{OK} (V _O < 0)	–50 mA
Package thermal impedance, θ _{JA} (see Note 2): DGG package	70°C/W
DGV package	58°C/W
DL package	63°C/W
Storage temperature range, T _{stg}	–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

2. The package thermal impedance is calculated in accordance with JESD 51.



SN54ABTH16244, SN74ABTH16244 **16-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS**

SCBS677D - SEPTEMBER 1996 - REVISED MARCH 2000

recommended operating conditions (see Note 3)

			SN54ABT	H16244	SN74ABTH16244		UNIT
			MIN	MAX	MIN	MAX	UNIT
V _{CC} Supply voltage			4.5	5.5	4.5	5.5	V
V _{IH} High-level input voltage		2		2		V	
V _{IL} Low-level input voltage			0.8		0.8	V	
V _I Input voltage		0	Vcc	0	Vcc	V	
IOH High-level output current			-24		-32	mA	
IOL Low-level output current			48		64	mA	
Δt/Δν	Input transition rise or fall rate	Outputs enabled		10		10	ns/V
TA	Operating free-air temperature		-55	125	-40	85	°C

NOTE 3: All unused control inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	TEST CONDITIONS		Т	T _A = 25°C			116244	SN74ABTH16244		
PARAMETER			MIN	TYP [†]	MAX	MIN	MAX	MIN	MAX	UNIT
VIK	V _{CC} = 4.5 V,	I _I = -18 mA			-1.2		-1.2		-1.2	V
	$V_{CC} = 4.5 \text{ V},$	$I_{OH} = -3 \text{ mA}$	2.5			2.5		2.5		- v
Vari	$V_{CC} = 5 \text{ V},$ $V_{CC} = 4.5 \text{ V}$	$I_{OH} = -3 \text{ mA}$	3			3		3		
VOH		$I_{OH} = -24 \text{ mA}$	2			2				
	VCC = 4.5 V	$I_{OH} = -32 \text{ mA}$	2*					2		
Vai	V _{CC} = 4.5 V	I _{OL} = 48 mA			0.55		0.55			V
VOL		I _{OL} = 64 mA			0.55*				0.55	V
V _{hys}				100						mV
lį	V _{CC} = 5.5 V,	$V_I = V_{CC}$ or GND			±1		±1		±1	μΑ
lin in	No. 10 No. 1 A.5.V	V _I = 0.8 V	100			100		100		μΑ
l(hold)	V _{CC} = 4.5 V	V _I = 2 V	-40			-40		-40		
lozh	V _C C = 5.5 V,	V _O = 2.7 V			10		10		10	μΑ
lozL	$V_{CC} = 5.5 \text{ V},$	V _O = 0.5 V			-10		-10		-10	μΑ
l _{off}	$V_{CC} = 0$,	V_I or $V_O \le 4.5 \text{ V}$			±100				±100	μΑ
ICEX	V _{CC} = 5.5 V, V _O = 5.5 V	Outputs high			50		50		50	μА
IO [‡]	V _{CC} = 5.5 V,	V _O = 2.5 V	-50	-100	-180	-50	-180	-50	-180	mA
	V _{CC} = 5.5 V,	Outputs high			3		3		3	
Icc	$I_{O} = 0$,	Outputs low			32		32		32	mA
	$V_I = V_{CC}$ or GND	Outputs disabled			3		3		3	
ΔlCC§	V_{CC} = 5.5 V, One input at 3.4 V, Other inputs at V_{CC} or GND				1.5		1.5		1.5	mA
Ci	V _I = 2.5 V or 0.5 V			3						pF
Co	V _O = 2.5 V or 0.5 V			8						pF

^{*} On products compliant to MIL-PRF-38535, this parameter does not apply.



[†] All typical values are at $V_{CC} = 5 \text{ V}$.

[‡] Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

[§] This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.


SN54ABTH16244, SN74ABTH16244 16-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS

SCBS677D - SEPTEMBER 1996 - REVISED MARCH 2000

switching characteristics over recommended ranges of supply voltage and operating free-air temperature, C_L = 50 pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 5 V, T _A = 25°C			SN54ABTH16244		SN74ABTH16244		UNIT	
	(1141 01)		MIN	TYP	MAX	MIN	MAX	MIN	MAX		
^t PLH	А	Λ	v	1	2.3	3.2	0.7	3.6	1	3.5	
t _{PHL}		Ť	1	2.6	3.7	0.5	4.2	1	4.1	ns	
^t PZH	ŌĒ	Υ	1	3	3.8	0.7	4.9	1	4.8	ns	
t _{PZL}		ī	1	3.2	4	0.9	5.3	1	4.8	115	
^t PHZ	ŌĒ		V	1	3.6	4.4	0.7	5.3	1	4.8	
tPLZ		r	1	2.9	3.7	1	4.6	1	4.1	ns	

PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50~\Omega$, $t_f \leq$ 2.5 ns, $t_f \leq$ 2.5 ns.
- D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 2000, Texas Instruments Incorporated