- **Inputs Are TTL-Voltage Compatible**
- *EPIC*™ **(Enhanced-Performance Implanted CMOS) Process**
- **Package Options Include Plastic Small-Outline (D), Shrink Small-Outline (DB), Thin Very Small-Outline (DGV), Thin Shrink Small-Outline (PW), and Ceramic Flat (W) Packages, Ceramic Chip Carriers (FK), and Standard Plastic (N) and Ceramic (J) DIPs**

SN54AHCT257 . . . J OR W PACKAGE
SN74AHCT257 . . . D, DB, DGV, N, OR PW PACKAGE
(TOP VIEW)

$\overline{A}$/B	1	16	V_{CC}
1A	2	15	$\overline{OE}$
1B	3	14	4A
1Y	4	13	4B
2A	5	12	4Y
2B	6	11	3A
2Y	7	10	3B
GND	8	9	3Y

SN54AHCT257 . . . FK PACKAGE
(TOP VIEW)

Top pins: 1A, $\overline{A}$/B, NC, V_{CC}, $\overline{OE}$ (pins 3, 2, 1, 20, 19)

1B	4	18	4A
1Y	5	17	4B
NC	6	16	NC
2A	7	15	4Y
2B	8	14	3A

Bottom pins: 2Y, GND, NC, 3Y, 3B (pins 9, 10, 11, 12, 13)

NC – No internal connection

description

These quadruple 2-line to 1-line data selectors/multiplexers are designed for 4.5-V to 5.5-V V_{CC} operation.

The 'AHCT257 devices are designed to multiplex signals from 4-bit data sources to 4-output data lines in bus-organized systems. The 3-state outputs do not load the data lines when the output-enable ($\overline{OE}$) input is at the high logic level.

To ensure the high-impedance state during power up or power down, $\overline{OE}$ should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN54AHCT257 is characterized for operation over the full military temperature range of –55°C to 125°C. The SN74AHCT257 is characterized for operation from –40°C to 85°C.

PRODUCT PREVIEW

FUNCTION TABLE

INPUTS				OUTPUT
$\overline{OE}$	$\overline{A}$/B	A	B	Y
H	X	X	X	Z
L	L	L	X	L
L	L	H	X	H
L	H	X	L	L
L	H	X	H	H

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC is a trademark of Texas Instruments Incorporated.

TEXAS INSTRUMENTS

POST OFFICE BOX 655303 ● DALLAS, TEXAS 75265

1

SN54AHCT257, SN74AHCT257
QUADRUPLE 2-LINE TO 1-LINE DATA SELECTORS/MULTIPLEXERS
## WITH 3-STATE OUTPUTS

SCLS351E – MAY 1996 – REVISED OCTOBER 1998

logic symbol†

† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.
Pin numbers shown are for the D, DB, DGV, J, N, PW, and W packages.

logic diagram (positive logic)

Pin numbers shown are for the D, DB, DGV, J, N, PW, and W packages.

![Texas Instruments logo] **TEXAS INSTRUMENTS**

POST OFFICE BOX 655303 ● DALLAS, TEXAS 75265

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V_{CC} .... –0.5 V to 7 V
Input voltage range, V_I (see Note 1) .... –0.5 V to 7 V
Output voltage range, V_O (see Note 1) .... –0.5 V to V_{CC} + 0.5 V
Input clamp current, I_{IK} (V_I < 0) .... –20 mA
Output clamp current, I_{OK} (V_O < 0 or V_O > V_{CC}) .... ±20 mA
Continuous output current, I_O (V_O = 0 to V_{CC}) .... ±25 mA
Continuous current through V_{CC} or GND .... ±50 mA
Package thermal impedance, θ_{JA} (see Note 2): D package .... 113°C/W
DB package .... 131°C/W
DGV package .... 180°C/W
N package .... 78°C/W
PW package .... 149°C/W
Storage temperature range, T_{stg} .... –65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and
  functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not
  implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
         2. The package thermal impedance is calculated in accordance with JESD 51, except for through-hole packages, which use a trace
             length of zero.

recommended operating conditions (see Note 3)

		SN54AHCT257		SN74AHCT257		UNIT
		MIN	MAX	MIN	MAX	
V_{CC}	Supply voltage	4.5	5.5	4.5	5.5	V
V_{IH}	High-level input voltage	2		2		V
V_{IL}	Low-level input voltage		0.8		0.8	V
V_I	Input voltage	0	5.5	0	5.5	V
V_O	Output voltage	0	V_{CC}	0	V_{CC}	V
I_{OH}	High-level output current		–8		–8	mA
I_{OL}	Low-level output current		8		8	mA
$\Delta t/\Delta v$	Input transition rise or fall time		20		20	ns/V
T_A	Operating free-air temperature	–55	125	–40	85	°C

NOTE 3: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report,
         Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

**TEXAS
INSTRUMENTS**

PRODUCT PREVIEW

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V_{CC}	$T_A = 25°C$			SN54AHCT257		SN74AHCT257		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
V_{OH}	$I_{OH} = -50\ \mu A$	4.5 V	4.4	4.5		4.4		4.4		V
	$I_{OH} = -8\ mA$		3.94			3.8		3.8		
V_{OL}	$I_{OL} = 50\ \mu A$	4.5 V			0.1		0.1		0.1	V
	$I_{OL} = 8\ mA$				0.36		0.44		0.44	
I_I	$V_I = V_{CC}$ or GND	5.5 V			±0.1		±1		±1	μA
I_{CC}	$V_I = V_{CC}$ or GND, $I_O = 0$	5.5 V			4		40		40	μA
ΔI_{CC}†	One input at 3.4 V, Other inputs at V_{CC} or GND	5.5 V			1.35		1.5		1.5	mA
I_{OZ}	$V_O = V_{CC}$ or GND	5.5 V			±0.25		±2.5		±2.5	μA
C_i	$V_I = V_{CC}$ or GND	5 V								pF

† This is the increase in supply current for each input at one of the specified TTL voltage levels rather than 0 V or V_{CC}.

switching characteristics over recommended operating free-air temperature range, $V_{CC} = 5\ V \pm 0.5\ V$ (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	LOAD CAPACITANCE	SN54AHCT257					UNIT
				$T_A = 25°C$			MIN	MAX	
				MIN	TYP	MAX			
t_{PLH}*	A or B	Y	$C_L = 15\ pF$						ns
t_{PHL}*									
t_{PLH}*	$\overline{A}/B$	Y	$C_L = 15\ pF$						ns
t_{PHL}*									
t_{PZH}*	$\overline{OE}$	Y	$C_L = 15\ pF$						ns
t_{PZL}*									
t_{PHZ}*	$\overline{OE}$	Y	$C_L = 15\ pF$						ns
t_{PLZ}*									
t_{PLH}	A or B	Y	$C_L = 50\ pF$						ns
t_{PHL}									
t_{PLH}	$\overline{A}/B$	Y	$C_L = 50\ pF$						ns
t_{PLH}									
t_{PZH}	$\overline{OE}$	Y	$C_L = 50\ pF$						ns
t_{PZL}									
t_{PHZ}	$\overline{OE}$	Y	$C_L = 50\ pF$						ns
t_{PLZ}									

* On products compliant to MIL-PRF-38535, this parameter is not production tested.

switching characteristics over recommended operating free-air temperature range,
V_{CC} = 5 V $\pm$ 0.5 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	LOAD CAPACITANCE	SN74AHCT257 T_A = 25°C MIN	TYP	MAX	MIN	MAX	UNIT
t_{PLH}	A or B	Y	C_L = 15 pF						ns
t_{PHL}									
t_{PLH}	$\overline{A}$/B	Y	C_L = 15 pF						ns
t_{PHL}									
t_{PZH}	$\overline{OE}$	Y	C_L = 15 pF						ns
t_{PZL}									
t_{PHZ}	$\overline{OE}$	Y	C_L = 15 pF						ns
t_{PLZ}									
t_{PLH}	A or B	Y	C_L = 50 pF						ns
t_{PHL}									
t_{PLH}	$\overline{A}$/B	Y	C_L = 50 pF						ns
t_{PLH}									
t_{PZH}	$\overline{OE}$	Y	C_L = 50 pF						ns
t_{PZL}									
t_{PHZ}	$\overline{OE}$	Y	C_L = 50 pF						ns
t_{PLZ}									

noise characteristics V_{CC} = 5 V, C_L = 50 pF, T_A = 25°C (see Note 4)

	PARAMETER	SN74AHCT257 MIN	TYP	MAX	UNIT
$V_{OL(P)}$	Quiet output, maximum dynamic V_{OL}				V
$V_{OL(V)}$	Quiet output, minimum dynamic V_{OL}				V
$V_{OH(V)}$	Quiet output, minimum dynamic V_{OH}				V
$V_{IH(D)}$	High-level dynamic input voltage				V
$V_{IL(D)}$	Low-level dynamic input voltage				V

NOTE 4: Characteristics are for surface-mount packages only.

operating characteristics, V_{CC} = 5 V, T_A = 25°C

	PARAMETER	TEST CONDITIONS	TYP	UNIT
C_{pd}	Power dissipation capacitance	No load, f = 1 MHz		pF

PRODUCT PREVIEW

TEXAS
INSTRUMENTS

PARAMETER MEASUREMENT INFORMATION

PRODUCT PREVIEW

TEST	S1
t_{PLH}/t_{PHL}	Open
t_{PLZ}/t_{PZL}	V_{CC}
t_{PHZ}/t_{PZH}	GND
Open Drain	V_{CC}

**LOAD CIRCUIT FOR
TOTEM-POLE OUTPUTS**

**LOAD CIRCUIT FOR
3-STATE AND OPEN-DRAIN OUTPUTS**

**VOLTAGE WAVEFORMS
PULSE DURATION**

**VOLTAGE WAVEFORMS
SETUP AND HOLD TIMES**

**VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES
INVERTING AND NONINVERTING OUTPUTS**

**VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES
LOW- AND HIGH-LEVEL ENABLING**

NOTES: A. C_L includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.
Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: PRR ≤ 1 MHz, Z_O = 50 Ω, t_r ≤ 3 ns, t_f ≤ 3 ns.
D. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms

Texas Instruments

POST OFFICE BOX 655303 ● DALLAS, TEXAS 75265

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.