- Eight Latches in a Single Package
- 3-State Bus-Driving Inverting Outputs
- Full Parallel Access for Loading
- Buffered Control Inputs
- pnp Inputs Reduce dc Loading on Data Lines
- Package Options Include Plastic Small-Outline (DW) Packages and Standard Plastic (N) 300-mil DIPs

OE V_CC 1Q **∏** 2 19 8Q 1D **∏** 3 18 N 8D 2D ∏ 17**∏** 7D 2<mark>0</mark> 5 16 7 7Q 3Q [15 6Q 3D [14 **1** 6D 4D Π 13**∏** 5D 4Q [12 1 5Q GND [] 11 🛮 LE

DW OR N PACKAGE

(TOP VIEW)

description

These 8-bit D-type transparent latches feature 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. They are particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

While latch-enable (LE) input is high, the $\overline{\mathbb{Q}}$ outputs follow the complements of the data (D) inputs. When LE is taken low, the $\overline{\mathbb{Q}}$ outputs are latched at the inverses of the levels set up at the D inputs. The SN74ALS533A and SN74AS533A are functionally equivalent to the SN74ALS373A and SN74AS373, except for having inverted outputs.

A buffered output-enable (OE) input places the eight outputs in either a normal logic state (high or low logic levels) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without interface or pullup components.


OE does not affect the internal operations of the latches. Old data can be retained or new data can be entered while the outputs are off.

The SN74ALS533A and SN74AS533A are characterized for operation from 0°C to 70°C.

FUNCTION TABLE (each latch)


| | INPUTS | OU <u>T</u> PUT | | |
|----|--------|-----------------|------------------|--|
| OE | LE | D | Q | |
| L | Н | Н | L | |
| L | Н | L | Н | |
| L | L | Χ | \overline{Q}_0 | |
| Н | Χ | Χ | Z | |

logic symbol†



[†]This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

| Supply voltage, V _{CC} | 7 V |
|--|----------------|
| Input voltage, V _I | 7 V |
| Voltage applied to a disabled 3-state output | |
| Operating free-air temperature range, T _A : SN74ALS533A | 0°C to 70°C |
| Storage temperature range | -65°C to 150°C |

[‡] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

recommended operating conditions

| | | SN74ALS533A | | UNIT | |
|-----------------|--------------------------------|-------------|-----|------|------|
| | | MIN | NOM | MAX | UNII |
| VCC | Supply voltage | 4.5 | 5 | 5.5 | V |
| VIH | High-level input voltage | 2 | | | V |
| V _{IL} | Low-level input voltage | | | 0.8 | V |
| IOH | High-level output current | | | -2.6 | mA |
| loL | Low-level output current | | | 24 | mA |
| t _W | Pulse duration, LE high | 15 | | | ns |
| t _{su} | Setup time, data before LE↓ | 15 | | | ns |
| t _h | Hold time, data after LE↓ | 7 | | | ns |
| TA | Operating free-air temperature | 0 | | 70 | °C |

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER | TEST CONDITIONS | | | SN74ALS533A | | | |
|-----------------|---|----------------------------|--------------------|-------------|------|------|--|
| PARAMETER | TEST CONL | THONS | MIN | TYP† | MAX | UNIT | |
| VIK | $V_{CC} = 4.5 V$, | $I_{I} = -18 \text{ mA}$ | | | -1.5 | V | |
| Voн | $V_{CC} = 4.5 \text{ V to } 5.5 \text{ V},$ | $I_{OH} = -0.4 \text{ mA}$ | V _{CC} -2 | | | V | |
| VОН | $V_{CC} = 4.5 V,$ | $I_{OH} = -2.6 \text{ mA}$ | 2.4 | 3.2 | | V | |
| Ver | V _{CC} = 4.5 V | I _{OL} = 12 mA | | 0.25 | 0.4 | | |
| VoL | ∨CC = 4.5 V | I _{OL} = 24 mA | | 0.35 | 0.5 | V | |
| IOZH | $V_{CC} = 5.5 V,$ | V _O = 2.7 V | | | 20 | μΑ | |
| lozL | $V_{CC} = 5.5 V,$ | V _O = 0.4 V | | | -20 | μΑ | |
| lj | $V_{CC} = 5.5 V,$ | V _I = 7 V | | | 0.1 | mA | |
| liн | $V_{CC} = 5.5 V,$ | V _I = 2.7 V | | | 20 | μΑ | |
| I _{IL} | V _{CC} = 5.5 V, | V _I = 0.4 V | | | -0.1 | mA | |
| IO [‡] | V _{CC} = 5.5 V, | V _O = 2.25 V | -30 | | -112 | mA | |
| | | Outputs high | | 10 | 17 | | |
| ICC | $V_{CC} = 5.5 V$ | Outputs low | | 17 | | mA | |
| | | Outputs disabled | | 18.5 | 28 | | |

[†] All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.



[‡] The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, los.

SN74ALS533A, SN74AS533A OCTAL D-TYPE TRANSPARENT LATCHES WITH 3-STATE OUTPUTS

SDAS270 - DECEMBER 1994

switching characteristics (see Figure 1)

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | $V_{CC} = 4.5$ $C_{L} = 50 \text{ pF}$ $R1 = 500 \Omega$ $R2 = 500 \Omega$ $T_{A} = \text{MIN to}$ $SN74AL$ | , , , , , , , , , , , , , , , , , , , | UNIT |
|------------------|-----------------|----------------|---|---|------|
| | | | MIN | MAX | |
| ^t PLH | D | Q | 4 | 19 | ns |
| ^t PHL | נ | g | 4 | 13 | 110 |
| t _{PLH} | LE | A G | 5 | 23 | ns |
| ^t PHL | LL | Any Q | 4 | 18 | 115 |
| ^t PZH | | A - | 1 | 17 | |
| tPZL | ŌĒ | Any Q | 4 | 18 | ns |
| t _{PHZ} | ŌĒ | Any Q | 2 | 10 | |
| t _{PLZ} |)E | Ally Q | 2 | 16 | ns |

[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

| Supply voltage, V _{CC} | 7 V |
|---|-----------------------------|
| Input voltage, V _I | $\dots \dots \dots \ 7 \ V$ |
| Voltage applied to a disabled 3-state output | |
| Operating free-air temperature range, T _A : SN74AS533A | \dots 0°C to 70°C |
| Storage temperature range | -65°C to 150°C |

[‡] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

recommended operating conditions

| | | SN74AS533A | | UNIT | |
|-----------------|--------------------------------|------------|-----|------|------|
| | | MIN | NOM | MAX | UNII |
| Vcc | Supply voltage | 4.5 | 5 | 5.5 | V |
| VIH | High-level input voltage | 2 | | | V |
| V _{IL} | Low-level input voltage | | | 0.8 | V |
| ІОН | High-level output current | | | -15 | mA |
| loL | Low-level output current | | | 48 | mA |
| t _W | Pulse duration, LE high | 2 | | | ns |
| t _{su} | Setup time, data before LE↓ | 2 | | | ns |
| th | Hold time, data after LE↓ | 3 | | | ns |
| T _A | Operating free-air temperature | 0 | | 70 | °C |

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER | TEST CONDITIONS | | | SN74AS533A | | | |
|------------------|---|---------------------------|--------------------|------------|------|------|--|
| PARAMETER | TEST CONL | TEST SONDITIONS | | | MAX | UNIT | |
| VIK | $V_{CC} = 4.5 V,$ | $I_{I} = -18 \text{ mA}$ | | | -1.5 | V | |
| Vari | $V_{CC} = 4.5 \text{ V to } 5.5 \text{ V},$ | $I_{OH} = -2 \text{ mA}$ | V _{CC} -2 | | | V | |
| Voн | $V_{CC} = 4.5 V,$ | $I_{OH} = -15 \text{ mA}$ | 2.4 | 3.3 | | V | |
| V _{OL} | $V_{CC} = 4.5 V,$ | $I_{OL} = 48 \text{ mA}$ | | 0.34 | 0.5 | V | |
| IOZH | $V_{CC} = 5.5 V,$ | V _O = 2.7 V | | | 50 | μΑ | |
| lozL | $V_{CC} = 5.5 V,$ | V _O = 0.4 V | | | -50 | μΑ | |
| II | $V_{CC} = 5.5 V,$ | V _I = 7 V | | | 0.1 | mA | |
| IIH | V _{CC} = 5.5 V, | V _I = 2.7 V | | | 20 | μΑ | |
| I _{IL} | V _{CC} = 5.5 V, | V _I = 0.4 V | | -0.02 | -0.5 | mA | |
| I _O ‡ | V _{CC} = 5.5 V, | V _O = 2.25 V | -30 | | -112 | mA | |
| | | Outputs high | | 62 | 100 | | |
| Icc | $V_{CC} = 5.5 V$ | Outputs low | | 64 | 100 | mA | |
| | | Outputs disabled | | 71 | 110 | | |

[†] All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

switching characteristics (see Figure 1)


| PARAMETER | FROM (INPUT) | TO (OUTPUT) | $V_{CC} = 4.5$ $C_L = 50 \text{ pF}$ $R1 = 500 \Omega$ $R2 = 500 \Omega$ $T_A = \text{MIN to}$ $SN74A$ | UNIT | |
|------------------|-----------------|--------------------|--|------|-------|
| | | | MIN | MAX | 1 1 |
| ^t PLH | D | Q | 4 | 7.5 | ns |
| ^t PHL | ט | α | 4 | 7 | 115 |
| ^t PLH | LE | A - | 5 | 9 | |
| ^t PHL | LE | Any Q | 4 | 8 | ns |
| ^t PZH | ŌĒ | A - | 2 | 6.5 | ne ne |
| t _{PZL} | OE . | Any Q | 4 | 9.5 | ns |
| ^t PHZ | ŌĒ | Any 0 | 2 | 6.5 | |
| tPLZ | OE . | Any \overline{Q} | 3 | 7 | ns |

[§] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.



[‡] The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, IOS.

PARAMETER MEASUREMENT INFORMATION SERIES 54ALS/74ALS AND 54AS/74AS DEVICES



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. When measuring propagation delay items of 3-state outputs, switch S1 is open.
- D. All input pulses have the following characteristics: PRR \leq 1 MHz, $t_f = t_f = 2$ ns, duty cycle = 50%.
- E. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuits and Voltage Waveforms



PACKAGE OPTION ADDENDUM



5-Sep-2005

PACKAGING INFORMATION

| Orderable Device | Status ⁽¹⁾ | Package Type | Package Drawing | Pins | Package Qty | e Eco Plan ⁽²⁾ | Lead/Ball Finish | MSL Peak Temp ⁽³⁾ |
|------------------|-----------------------|-----------------|--------------------|------|----------------|---------------------------|------------------|------------------------------|
| SN74ALS533ADW | ACTIVE | SOIC | DW | 20 | 25 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| SN74ALS533ADWE4 | ACTIVE | SOIC | DW | 20 | 25 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| SN74ALS533ADWR | ACTIVE | SOIC | DW | 20 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| SN74ALS533ADWRE4 | ACTIVE | SOIC | DW | 20 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| SN74ALS533AN | ACTIVE | PDIP | N | 20 | 20 | Pb-Free (RoHS) | CU NIPDAU | Level-NC-NC-NC |
| SN74ALS533ANE4 | ACTIVE | PDIP | N | 20 | 20 | Pb-Free (RoHS) | CU NIPDAU | Level-NC-NC-NC |
| SN74ALS533ANSR | ACTIVE | SO | NS | 20 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| SN74ALS533ANSRE4 | ACTIVE | SO | NS | 20 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| SN74AS533ADW | ACTIVE | SOIC | DW | 20 | 25 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| SN74AS533ADWE4 | ACTIVE | SOIC | DW | 20 | 25 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| SN74AS533ADWR | ACTIVE | SOIC | DW | 20 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| SN74AS533ADWRE4 | ACTIVE | SOIC | DW | 20 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| SN74AS533AN | ACTIVE | PDIP | N | 20 | 20 | Pb-Free (RoHS) | CU NIPDAU | Level-NC-NC-NC |
| SN74AS533ANE4 | ACTIVE | PDIP | N | 20 | 20 | Pb-Free (RoHS) | CU NIPDAU | Level-NC-NC-NC |

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS) or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on



PACKAGE OPTION ADDENDUM

5-Sep-2005

incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.



DW (R-PDSO-G20)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-013 variation AC.



MECHANICAL DATA

NS (R-PDSO-G**)

14-PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

| Products | | Applications | |
|------------------|------------------------|--------------------|---------------------------|
| Amplifiers | amplifier.ti.com | Audio | www.ti.com/audio |
| Data Converters | dataconverter.ti.com | Automotive | www.ti.com/automotive |
| DSP | dsp.ti.com | Broadband | www.ti.com/broadband |
| Interface | interface.ti.com | Digital Control | www.ti.com/digitalcontrol |
| Logic | logic.ti.com | Military | www.ti.com/military |
| Power Mgmt | power.ti.com | Optical Networking | www.ti.com/opticalnetwork |
| Microcontrollers | microcontroller.ti.com | Security | www.ti.com/security |
| | | Telephony | www.ti.com/telephony |
| | | Video & Imaging | www.ti.com/video |
| | | Wireless | www.ti.com/wireless |

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2005, Texas Instruments Incorporated