SDAS232A - DECEMBER 1983 - REVISED JANUARY 1995

 3-State Buffer-Type Outputs Drive Bus Lines Directly 	DW OR NT PACKAGE (TOP VIEW)	
Bus-Structured Pinout	OE I	U ₂₄] _{VCC}
 Provides Extra Bus-Driving Latches 	1D 2	23 1 1Q
Necessary for Wider Address/Data Paths or	2D 🛚 3	22] 2Q
Buses With Parity	3D 🛚 4	21 🛮 3Q
Buffered Control Inputs to Reduce	4D 🛮 5	20] 4Q
dc Loading Effects	5D [6	19 🛮 5Q
Power-Up High-Impedance State	6D 🛮 7	18 🛮 6Q
Package Options Include Plastic	7D []8	17 🛮 7Q
Small-Outline (DW) Packages and Standard	8D []9	16 🛮 8Q
Plastic (NT) 300-mil DIPs	9D [10	15 3Q
(11)	CLR [11	14 PRE
description	GND [12	2 13 LE

This 9-bit bus-interface D-type latch features 3-state outputs designed specifically for driving

highly capacitive or relatively low-impedance loads. It is particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

The nine latches are transparent D-type latches with noninverting data (D) inputs.

A buffered output-enable (\overline{OE}) input places the nine outputs in either a normal logic state (high or low logic levels) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without interface or pullup components.


OE does not affect the internal operation of the latches. Previously stored data can be retained or new data can be entered while the outputs are off.

The SN74ALS843 is characterized for operation from 0°C to 70°C.

FUNCTION TABLE


		INPUTS			OUTPUT
PRE	CLR	OE	LE	D	Q
L	Х	L	Х	Χ	Н
Н	L	L	X	Χ	L
Н	Н	L	Н	L	L
Н	Н	L	Н	Н	Н
Н	Н	L	L	Χ	Q ₀
Х	Χ	Н	Χ	Χ	Z

logic symbol†



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)



SDAS232A - DECEMBER 1983 - REVISED JANUARY 1995

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage, V _{CC}		7 V
Input voltage, V _I		7 V
Voltage applied to a disabled 3-state output		
Operating free-air temperature range, T _A		. 0°C to 70°C
Storage temperature range	–6	35°C to 150°C

recommended operating conditions

			MIN	NOM	MAX	UNIT
Vсс	Supply voltage			5	5.5	V
VIH	High-level input voltage		2			V
V _{IL}	Low-level input voltage				0.8	V
ІОН	H High-level output current				-2.6	mA
loL	DL Low-level output current				24	mA
t _W Pulse duration	halan danakan	CLR or PRE low	35			ns
	ruise duration	LE high	20			
t _{su}	J Setup time, data before LE↓		10			ns
th	Hold time, data after LE↓		5			ns
T _A	Operating free-air temperature		0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS		MIN TYP‡	MAX	UNIT
VIK	$V_{CC} = 4.5 V,$	$I_{I} = -18 \text{ mA}$		-1.2	V
Vou	$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V},$	$I_{OH} = -0.4 \text{ mA}$	V _{CC} -2		V
Voн	$V_{CC} = 4.5 V,$	$I_{OH} = -2.6 \text{ mA}$	2.4 3.2		V
Ver	V 45V	I _{OL} = 12 mA	0.25	0.4	V
Vol	$V_{CC} = 4.5 \text{ V}$	I _{OL} = 24 mA	0.35	0.5	
l _{OZH}	V _{CC} = 5.5 V,	V _O = 2.7 V		20	μА
lozL	V _{CC} = 5.5 V,	V _O = 0.4 V		-20	μА
lı	$V_{CC} = 5.5 V,$	V _I = 7 V		0.1	mA
liн	V _{CC} = 5.5 V,	V _I = 2.7 V		20	μА
I _{IL}	V _{CC} = 5.5 V,	V _I = 0.4 V		-0.1	mA
ΙΟ§	V _{CC} = 5.5 V,	V _O = 2.25 V	-30	-112	mA
	V _{CC} = 5.5 V	Outputs high	21	36	
Icc		Outputs low	41	67	mA
		Outputs disabled	25	42	

[‡] All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.



[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

[§] The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, IOS.


SN74ALS843 9-BIT BUS-INTERFACE D-TYPE LATCH WITH 3-STATE OUTPUTS SDAS232A - DECEMBER 1983 - REVISED JANUARY 1995

switching characteristics (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$\begin{array}{c} \text{V}_{\text{CC}} = 4.5 \text{ V to } 5.5\\ \text{C}_{\text{L}} = 50 \text{ pF,}\\ \text{R1} = 500 \ \Omega,\\ \text{R2} = 500 \ \Omega,\\ \text{T}_{\text{A}} = \text{MIN to MAX}^{\dagger} \end{array}$		UNIT
			MIN	MAX	
^t PLH	D		2	13	ns
^t PHL		Q	4	18	115
^t PLH	LE		5	21	ns
^t PHL		Q	8	26	115
^t PLH	PRE	Q	5	22	ns
^t PHL	CLR		6	23	115
^t PZH	ŌĒ		2	12	
tPZL		Q	4	14	ns
^t PHZ	ŌĒ		2	10	ne
tPLZ		Q	2	12	ns

[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

PARAMETER MEASUREMENT INFORMATION SERIES 54ALS/74ALS AND 54AS/74AS DEVICES



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. When measuring propagation delay items of 3-state outputs, switch S1 is open.
- D. All input pulses have the following characteristics: PRR \leq 1 MHz, t_{Γ} = t_{f} = 2 ns, duty cycle = 50%.
- E. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuits and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated