## FEATURES

- Member of the Texas Instruments Widebus ${ }^{\text {TM }}$ Family
- Operates From 1.65 to 3.6 V
- Max $\mathrm{t}_{\mathrm{pd}}$ of 4.2 ns at 3.3 V
- $\pm 24-m A$ Output Drive at 3.3 V
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- ESD Protection Exceeds JESD 22
- 2000-V Human-Body Model (A114-A)
- 200-V Machine Model (A115-A)


## DESCRIPTION/ORDERING INFORMATION

This 16 -bit edge-triggered D-type flip-flop is designed for $1.65-\mathrm{V}$ to $3.6-\mathrm{V} \mathrm{V}_{\mathrm{CC}}$ operation.
The SN74ALVCH16374 is particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers. It can be used as two 8 -bit flip-flops or one 16 -bit flip-flop. On the positive transition of the clock (CLK) input, the Q outputs of the flip-flop take on the logic levels at the data (D) inputs. OE can be used to place the eight outputs in either a normal logic state (high or low logic levels) or the high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and the increased drive provide the capability to drive bus lines without need for interface or pullup components.

DGG, DGV, OR DL PACKAGE

| (TOP VIEW) |  |
| :---: | :---: |
| 10E [1 | $\cup_{48}$ ] 1 CLK |
| 1Q1 2 | 47 1D1 |
| 1Q2 [3 | 46 1D2 |
| GND [4 | $45]$ GND |
| 1Q3 [5 | 44] 1D3 |
| 1Q4 6 | 43] 1D4 |
| $\mathrm{V}_{\text {cc }}[7$ | 42 V |
| 1Q5 8 | 41 1D5 |
| 1Q6[9 | $40] 1 \mathrm{D} 6$ |
| GND [10 | $39]$ GND |
| 1Q7 ${ }^{11}$ | 38] 1D7 |
| 1Q8 12 | 371 D 8 |
| 2Q1 13 | 36 2D1 |
| 2Q2 14 | 35] 2D2 |
| GND [15 | 34] GND |
| 2Q3 16 | $33] 2 \mathrm{3}$ |
| 2Q4 17 | 32 2D4 |
| $\mathrm{V}_{\text {cc }} 18$ | $31 . \mathrm{VCC}$ |
| 2Q5 19 | $30] 2 \mathrm{5}$ |
| 2Q6[20 | 29] 2D6 |
| GND [21 | 28 ] GND |
| $2 \mathrm{Q} \mathrm{C}^{22}$ | 27 2D7 |
| 2Q8 [23 | $26]$ 2D8 |
| 2ОE [24 | 25 2CLK |

$\overline{\mathrm{OE}}$ does not affect internal operations of the flip-flop. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.
To ensure the high-impedance state during power up or power down, $\overline{O E}$ should be tied to $V_{C C}$ through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Active bus-hold circuitry holds unused or undriven inputs at a valid logic state. Use of pullup or pulldown resistors with the bus-hold circuitry is not recommended.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

## ORDERING INFORMATION

| TA | PACKAGE ${ }^{(1)}$ |  | ORDERABLE PART NUMBER | TOP-SIDE MARKING |
| :---: | :---: | :---: | :---: | :---: |
| $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ | SSOP - DL | Tube | SN74ALVCH16374DL | ALVCH16374 |
|  |  | Tape and reel | SN74ALVCH16374DLR |  |
|  | TSSOP - DGG | Tape and reel | SN74ALVCH16374DGGR | ALVCH16374 |
|  | TVSOP - DGV | Tape and reel | SN74ALVCH16374DGVR | VH374 |
|  | VFBGA - GQL | Tape and reel | SN74ALVCH16374KR | VH374 |
|  | VFBGA - ZQL (Pb-free) |  | 74ALVCH16374ZQLR |  |

(1) Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guideline are available at www.ti.com/sc/package.


TERMINAL ASSIGNMENTS ${ }^{(1)}$

|  | 1 | 2 | 3 | 4 | 5 | 6 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A | 1OE | NC | NC | NC | NC | 1CLK |
| B | 1Q2 | 1Q1 | GND | GND | 1D1 | 1D2 |
| C | 1Q4 | 1Q3 | $\mathrm{V}_{\mathrm{CC}}$ | $\mathrm{V}_{\text {CC }}$ | 1D3 | 1D4 |
| D | 1Q6 | 1Q5 | GND | GND | 1D5 | 1D6 |
| E | 1Q8 | 1Q7 |  |  | 1D7 | 1D8 |
| F | 2Q1 | 2Q2 |  |  | 2D2 | 2D1 |
| G | 2Q3 | 2Q4 | GND | GND | 2D4 | 2D3 |
| H | 2Q5 | 2Q6 | $\mathrm{V}_{\mathrm{CC}}$ | $\mathrm{V}_{\mathrm{CC}}$ | 2D6 | 2D5 |
| J | 2Q7 | 2Q8 | GND | GND | 2D8 | 2D7 |
| K | 2 $\overline{O E}$ | NC | NC | NC | NC | 2CLK |

(1) NC - No internal connection

FUNCTION TABLE
(each flip-flop)

| INPUTS |  |  | $\begin{gathered} \text { OUTPUT } \\ \mathbf{Q} \end{gathered}$ |
| :---: | :---: | :---: | :---: |
| $\overline{O E}$ | CLK | D |  |
| L | $\uparrow$ | H | H |
| L | $\uparrow$ | L | L |
| L | H or L | X | $\mathrm{Q}_{0}$ |
| H | X | X | Z |

## LOGIC DIAGRAM (POSITIVE LOGIC)



Pin numbers shown are for the DGG, DGV, and DL packages.

## ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

over operating free-air temperature range (unless otherwise noted)

|  |  |  | MIN | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply voltage range |  | -0.5 | 4.6 | V |
| $\mathrm{V}_{1}$ | Input voltage range ${ }^{(2)}$ |  | -0.5 | 4.6 | V |
| $\mathrm{V}_{\mathrm{O}}$ | Output voltage range ${ }^{(2)(3)}$ |  | -0.5 | $\mathrm{V}_{C C}+0.5$ | V |
| $\mathrm{I}_{1}$ | Input clamp current | $\mathrm{V}_{1}<0$ |  | -50 | mA |
| $\mathrm{l}_{\mathrm{OK}}$ | Output clamp current | $\mathrm{V}_{\mathrm{O}}<0$ |  | -50 | mA |
| Io | Continuous output current |  |  | $\pm 50$ | mA |
| Continuous current through each $\mathrm{V}_{\mathrm{CC}}$ or GND |  |  |  | $\pm 100$ | mA |
| $\theta_{\mathrm{JA}}$ | Package thermal impedance ${ }^{(4)}$ | DGG package |  | 70 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
|  |  | DGV package |  | 58 |  |
|  |  | DL package |  | 63 |  |
|  |  | GQL/ZQL package |  | 42 |  |
| $\mathrm{T}_{\text {stg }}$ | Storage temperature range |  | -65 | 150 | ${ }^{\circ} \mathrm{C}$ |

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
(2) The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.
(3) This value is limited to 4.6 V , maximum.
(4) The package thermal impedance is calculated in accordance with JESD 51-7.

## RECOMMENDED OPERATING CONDITIONS ${ }^{(1)}$

|  |  |  | MIN | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply voltage |  | 1.65 | 3.6 | V |
| $\mathrm{V}_{1 \mathrm{H}}$ | High-level input voltage | $\mathrm{V}_{\mathrm{CC}}=1.65 \mathrm{~V}$ to 1.95 V | $0.65 \times \mathrm{V}_{\mathrm{CC}}$ |  | V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ to 2.7 V | 1.7 |  |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ to 3.6 V | 2 |  |  |
| $\mathrm{V}_{\text {IL }}$ | Low-level input voltage | $\mathrm{V}_{\mathrm{CC}}=1.65 \mathrm{~V}$ to 1.95 V |  | $\mathrm{V}_{\mathrm{cc}}$ | V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ to 2.7 V |  | 0.7 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ to 3.6 V |  | 0.8 |  |
| $\mathrm{V}_{1}$ | Input voltage |  | 0 | $\mathrm{V}_{\mathrm{CC}}$ | V |
| $\mathrm{V}_{\mathrm{O}}$ | Output voltage |  | 0 | $\mathrm{V}_{\mathrm{CC}}$ | V |
| ${ }^{\mathrm{OH}}$ | High-level output current | $\mathrm{V}_{C C}=1.65 \mathrm{~V}$ |  | -4 | mA |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ |  | -12 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ |  | -12 |  |
|  |  | $\mathrm{V}_{C C}=3 \mathrm{~V}$ |  | -24 |  |
| ${ }_{\mathrm{OL}}$ | Low-level output current | $\mathrm{V}_{C C}=1.65 \mathrm{~V}$ |  | 4 | mA |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ |  | 12 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ |  | 12 |  |
|  |  | $\mathrm{V}_{C C}=3 \mathrm{~V}$ |  | 24 |  |
| $\Delta t / \Delta v$ | Input transition rise or fall rate |  |  | 10 | $\mathrm{ns} / \mathrm{V}$ |
| $\mathrm{T}_{\mathrm{A}}$ | Operating free-air temperature |  | -40 | 85 | ${ }^{\circ} \mathrm{C}$ |

(1) All unused control inputs of the device must be held at $\mathrm{V}_{\mathrm{CC}}$ or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

# SN74ALVCH16374 <br> 16-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOP <br> WITH 3-STATE OUTPUTS 

SCES021L-JULY 1995-REVISED SEPTEMBER 2004

## ELECTRICAL CHARACTERISTICS

over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER |  | TEST CONDITIONS |  | $\mathrm{V}_{\mathrm{cc}}$ | MIN | TYP(1) MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {OH }}$ |  | $\mathrm{I}_{\mathrm{OH}}=-100 \mu \mathrm{~A}$ |  | 1.65 V to 3.6 V | $\mathrm{V}_{\text {CC }}-0.2$ |  | V |
|  |  | $\mathrm{I}_{\mathrm{OH}}=-4 \mathrm{~mA}$ |  | 1.65 V | 1.2 |  |  |
|  |  | $\mathrm{I}_{\mathrm{OH}}=-6 \mathrm{~mA}$ |  | 2.3 V | 2 |  |  |
|  |  | $\mathrm{I}_{\mathrm{OH}}=-12 \mathrm{~mA}$ |  | 2.3 V | 1.7 |  |  |
|  |  | 2.7 V | 2.2 |  |  |
|  |  | 3 V | 2.4 |  |  |
|  |  | $\mathrm{l}_{\mathrm{OH}}=-24 \mathrm{~mA}$ | 3 V | 2 |  |  |
| $\mathrm{V}_{\mathrm{OL}}$ |  |  |  | $\mathrm{l}_{\mathrm{OL}}=100 \mu \mathrm{~A}$ |  | 1.65 V to 3.6 V | 0.2 |  | V |
|  |  | $\mathrm{l}_{\mathrm{OL}}=4 \mathrm{~mA}$ | 1.65 V | 0.45 |  |  |  |
|  |  | $\mathrm{l}_{\mathrm{OL}}=6 \mathrm{~mA}$ |  | 2.3 V | 0.4 |  |  |  |
|  |  | $\mathrm{I}_{\mathrm{OL}}=12 \mathrm{~mA}$ |  | 2.3 V | 0.7 |  |  |  |
|  |  | 2.7 V | 0.4 |  |  |  |
|  |  | $\mathrm{I}_{\mathrm{OL}}=24 \mathrm{~mA}$ | 3 V | 0.55 |  |  |  |
| 1 |  |  |  | $\mathrm{V}_{1}=\mathrm{V}_{\mathrm{CC}}$ or GND |  | 3.6 V | $\pm 5$ |  | $\mu \mathrm{A}$ |
| $l_{\text {(hold) }}$ |  | $\mathrm{V}_{1}=0.58 \mathrm{~V}$ |  | 1.65 V | 25 |  | $\mu \mathrm{A}$ |  |
|  |  | $\mathrm{V}_{1}=1.07 \mathrm{~V}$ |  | 1.65 V | -25 |  |  |  |
|  |  | $\mathrm{V}_{1}=0.7 \mathrm{~V}$ |  | 2.3 V | 45 |  |  |  |
|  |  | $\mathrm{V}_{1}=1.7 \mathrm{~V}$ |  | 2.3 V | -45 |  |  |  |
|  |  | $\mathrm{V}_{1}=0.8 \mathrm{~V}$ |  | 3 V | 75 |  |  |  |
|  |  | $\mathrm{V}_{1}=2 \mathrm{~V}$ |  | 3 V | -75 |  |  |  |
|  |  | $\mathrm{V}_{\mathrm{I}}=0$ to $3.6 \mathrm{~V}^{(2)}$ |  | 3.6 V | $\pm 500$ |  |  |  |
| $\mathrm{l}_{\mathrm{Oz}}$ |  | $\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\mathrm{CC}}$ or GND |  | 3.6 V | $\pm 10$ |  | $\mu \mathrm{A}$ |  |
| $\mathrm{I}_{\mathrm{CC}}$ |  | $V_{1}=V_{C C}$ or GND, | $\mathrm{l}_{0}=0$ | 3.6 V | 40 |  | $\mu \mathrm{A}$ |  |
| $\Delta l_{\text {CC }}$ |  | One input at $\mathrm{V}_{C C}-0.6 \mathrm{~V}$, $\quad$ Other inputs at $\mathrm{V}_{C C}$ or GND |  | 3 V to 3.6 V | 750 |  | $\mu \mathrm{A}$ |  |
| $\mathrm{C}_{\mathrm{i}}$ | Control inputs | $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\text {CC }}$ or GND |  | 3.3 V | 3 |  | pF |  |
|  | Data inputs |  |  | 6 |  |  |
| $\mathrm{C}_{0}$ | Outputs | $\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{C C}$ or GND |  |  | 3.3 V | 7 |  | pF |  |

(1) All typical values are at $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
(2) This is the bus-hold maximum dynamic current. It is the minimum overdrive current required to switch the input from one state to another.

## TIMING REQUIREMENTS

over recommended operating free-air temperature range (unless otherwise noted) (see Figure - 1)

|  |  | $\mathrm{V}_{\mathrm{cc}}=$ |  | $\mathrm{V}_{\mathrm{cc}}=$ $\pm 0$ | $.5 \mathrm{~V}$ | $\mathrm{V}_{\mathrm{cc}}=$ | . 7 V | $\begin{array}{r} \mathrm{v}_{\mathrm{cc}}= \\ \pm 0 . \end{array}$ | $3.3 \mathrm{~V}$ | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MIN | MAX | MIN | MAX | MIN | MAX |  |
| $\mathrm{f}_{\text {clock }}$ | Clock frequency |  | (1) |  | 150 |  | 150 |  | 150 | MHz |
| $\mathrm{t}_{\mathrm{w}}$ | Pulse duration, CLK high or low | (1) |  | 3.3 |  | 3.3 |  | 3.3 |  | ns |
| $\mathrm{t}_{\text {su }}$ | Setup time, data before CLK $\uparrow$ | (1) |  | 2.1 |  | 2.2 |  | 1.9 |  | ns |
| $\mathrm{t}_{\mathrm{h}}$ | Hold time, data after CLK $\uparrow$ | ${ }^{(1)}$ |  | 0.6 |  | 0.5 |  | 0.5 |  | ns |

(1) This information was not available at the time of publication.

## SWITCHING CHARACTERISTICS

over recommended operating free-air temperature range (unless otherwise noted) (see Figure_1)

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | $\mathrm{V}_{\mathrm{cc}}=1.8 \mathrm{~V}$ | $\begin{gathered} \mathrm{V}_{\mathrm{cc}}=2.5 \mathrm{~V} \\ \pm 0.2 \mathrm{~V} \end{gathered}$ |  | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ |  | $\begin{gathered} \mathrm{V}_{\mathrm{Cc}}=3.3 \mathrm{~V} \\ \pm 0.3 \mathrm{~V} \end{gathered}$ |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN TYP | MIN | MAX | MIN | MAX | MIN | MAX |  |
| $\mathrm{f}_{\text {max }}$ |  |  | (1) | 150 |  | 150 |  | 150 |  | MHz |
| $\mathrm{t}_{\mathrm{pd}}$ | CLK | Q | (1) | 1 | 5.3 |  | 4.9 | 1 | 4.2 | ns |
| $\mathrm{t}_{\text {en }}$ | OE | Q | (1) | 1 | 6.2 |  | 5.9 | 1 | 4.8 | ns |
| $\mathrm{t}_{\text {dis }}$ | $\overline{\mathrm{OE}}$ | Q | (1) | 1 | 5.3 |  | 4.7 | 1.2 | 4.3 | ns |

(1) This information was not available at the time of publication.

## OPERATING CHARACTERISTICS

$\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

| PARAMETER |  | TEST CONDITIONS | $\mathrm{V}_{\mathrm{CC}}=1.8 \mathrm{~V}$ | $\mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V}$ | $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}$ | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | TYP | TYP | TYP |  |
| $\mathrm{C}_{\mathrm{pd}}$ Power dissipation capacitance | Outputs enabled |  | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{f}=10 \mathrm{MHz}$ | (1) | 31 | 30 | pF |
|  | Outputs disabled | (1) |  | 16 | 18 |  |  |

(1) This information was not available at the time of publication.

## PARAMETER MEASUREMENT INFORMATION



| TEST | S1 |
| :---: | :---: |
| $\mathbf{t}_{\text {pd }}$ | Open |
| $\mathbf{t}_{\text {PLZ }} / t_{\text {PZL }}$ | VLOAD <br> $\mathbf{t}_{\text {PHZ }} / t_{\text {PZH }}$ |
| GND |  |


| $\mathrm{V}_{\mathrm{CC}}$ | INPUT |  | $\mathrm{V}_{\mathrm{M}}$ | $\mathrm{V}_{\mathrm{LOAD}}$ | $\mathrm{C}_{\mathrm{L}}$ | $\mathrm{R}_{\mathrm{L}}$ | $\mathrm{V}_{\Delta}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\mathrm{V}_{\mathrm{I}}$ | $\mathrm{t}_{\mathrm{r}} / \mathrm{t}_{\mathrm{f}}$ |  |  |  |  |  |
| 1.8 V | $\mathrm{~V}_{\mathrm{CC}}$ | $\leq 2 \mathrm{~ns}$ | $\mathrm{~V}_{\mathrm{CC}} / 2$ | $2 \times \mathrm{V}_{\mathrm{CC}}$ | 30 pF | $1 \mathrm{k} \Omega$ | 0.15 V |
| $2.5 \mathrm{~V} \pm 0.2 \mathrm{~V}$ | $\mathrm{~V}_{\mathrm{CC}}$ | $\leq 2 \mathrm{~ns}$ | $\mathrm{~V}_{\mathrm{CC}} / 2$ | $2 \times \mathrm{V}_{\mathrm{CC}}$ | 30 pF | $500 \Omega$ | 0.15 V |
| 2.7 V | 2.7 V | $\leq 2.5 \mathrm{~ns}$ | 1.5 V | 6 V | 50 pF | $500 \Omega$ | 0.3 V |
| $3 \mathrm{~V} \pm 0.3 \mathrm{~V}$ | 2.7 V | $\leq 2.5 \mathrm{~ns}$ | 1.5 V | 6 V | 50 pF | $500 \Omega$ | 0.3 V |



VOLTAGE WAVEFORMS SETUP AND HOLD TIMES


VOLTAGE WAVEFORMS PROPAGATION DELAY TIMES


VOLTAGE WAVEFORMS PULSE DURATION


NOTES: A. $C_{L}$ includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: $\mathrm{PRR} \leq 10 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega$.
D. The outputs are measured one at a time, with one transition per measurement.
E. $t_{P L Z}$ and $t_{P H Z}$ are the same as $t_{\text {dis }}$.
F. $t_{P Z L}$ and $t_{P Z H}$ are the same as $t_{e n}$.
G. $t_{P L H}$ and $t_{P H L}$ are the same as $t_{p d}$.
H. All parameters and waveforms are not applicable to all devices.

Figure 1. Load Circuit and Voltage Waveforms

## PACKAGING INFORMATION

| Orderable Device | Status ${ }^{(1)}$ | Package Type | Package Drawing | Pins | Packag Qty | $\text { Eco Plan }{ }^{(2)}$ | Lead/Ball Finish | MSL Peak Temp ${ }^{(3)}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 74ALVCH16374DGGRE4 | ACTIVE | TSSOP | DGG | 48 | 2000 | $\begin{gathered} \text { Green (RoHS \& } \\ \text { no Sb/Br) } \end{gathered}$ | CU NIPDAU | Level-1-260C-UNLIM |
| 74ALVCH16374DGVRE4 | ACTIVE | TVSOP | DGV | 48 | 2000 | $\begin{gathered} \text { Green (RoHS \& } \\ \text { no } \mathrm{Sb} / \mathrm{Br} \text { ) } \end{gathered}$ | CU NIPDAU | Level-1-260C-UNLIM |
| 74ALVCH16374DLG4 | ACTIVE | SSOP | DL | 48 | 25 | $\begin{gathered} \text { Green (RoHS \& } \\ \text { no } \mathrm{Sb} / \mathrm{Br} \text { ) } \end{gathered}$ | CU NIPDAU | Level-1-260C-UNLIM |
| 74ALVCH16374DLRG4 | ACTIVE | SSOP | DL | 48 | 1000 | $\begin{gathered} \hline \text { Green (RoHS \& } \\ \text { no } \mathrm{Sb} / \mathrm{Br} \text { ) } \\ \hline \end{gathered}$ | CU NIPDAU | Level-1-260C-UNLIM |
| 74ALVCH16374ZQLR | ACTIVE | $\begin{gathered} \text { BGA MI } \\ \text { CROSTA } \\ \text { R JUNI } \\ \text { OR } \end{gathered}$ | ZQL | 56 | 1000 | $\begin{aligned} & \text { Green (RoHS \& } \\ & \text { no } \mathrm{Sb} / \mathrm{Br} \text { ) } \end{aligned}$ | SNAGCU | Level-1-260C-UNLIM |
| SN74ALVCH16374DGGR | ACTIVE | TSSOP | DGG | 48 | 2000 | $\begin{gathered} \text { Green (RoHS \& } \\ \text { no } \mathrm{Sb} / \mathrm{Br} \text { ) } \end{gathered}$ | CU NIPDAU | Level-1-260C-UNLIM |
| SN74ALVCH16374DGVR | ACTIVE | TVSOP | DGV | 48 | 2000 | $\begin{gathered} \hline \text { Green (RoHS \& } \\ \text { no } \mathrm{Sb} / \mathrm{Br}) \end{gathered}$ | CU NIPDAU | Level-1-260C-UNLIM |
| SN74ALVCH16374DL | ACTIVE | SSOP | DL | 48 | 25 | $\begin{gathered} \hline \text { Green (RoHS \& } \\ \text { no } \mathrm{Sb} / \mathrm{Br}) \\ \hline \end{gathered}$ | CU NIPDAU | Level-1-260C-UNLIM |
| SN74ALVCH16374DLR | ACTIVE | SSOP | DL | 48 | 1000 | $\begin{gathered} \hline \text { Green (RoHS \& } \\ \text { no } \mathrm{Sb} / \mathrm{Br}) \end{gathered}$ | CU NIPDAU | Level-1-260C-UNLIM |
| SN74ALVCH16374KR | ACTIVE | $\begin{gathered} \text { BGA MI } \\ \text { CROSTA } \\ \text { R JUNI } \\ \text { OR } \end{gathered}$ | GQL | 56 | 1000 | TBD | SNPB | Level-1-240C-UNLIM |

${ }^{(1)}$ The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
${ }^{(2)}$ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS \& no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.
TBD: The $\mathrm{Pb}-\mathrm{Free} / \mathrm{Green}$ conversion plan has not been defined.
Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed $0.1 \%$ by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb -Free products are suitable for use in specified lead-free processes.
Pb -Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.
Green ( RoHS \& no $\mathrm{Sb} / \mathrm{Br}$ ): TI defines "Green" to mean Pb -Free (RoHS compatible), and free of Bromine ( Br ) and Antimony ( Sb ) based flame retardants ( Br or Sb do not exceed $0.1 \%$ by weight in homogeneous material)
${ }^{(3)}$ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer:The information provided on this page represents Tl's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

PACKAGE OPTION ADDENDUM

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

ZQL (R-PBGA-N56)


NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
B. This drawing is subject to change without notice.
C. Falls within JEDEC MO-225 variation BA.
D. This package is lead-free. Refer to the 56 GQL package (drawing 4200583) for tin-lead (SnPb).


| PIM ** | $\mathbf{1 4}$ | $\mathbf{1 6}$ | $\mathbf{2 0}$ | $\mathbf{2 4}$ | $\mathbf{3 8}$ | $\mathbf{4 8}$ | $\mathbf{5 6}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A MAX | 3,70 | 3,70 | 5,10 | 5,10 | 7,90 | 9,80 | 11,40 |
| A MIN | 3,50 | 3,50 | 4,90 | 4,90 | 7,70 | 9,60 | 11,20 |

NOTES: A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.
C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.
D. Falls within JEDEC: $24 / 48$ Pins - MO-153

14/16/20/56 Pins - MO-194

GQL (R-PBGA-N56)


NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
B. This drawing is subject to change without notice.
C. Falls within JEDEC MO-225 variation BA.
D. This package is tin-lead ( SnPb ). Refer to the 56 ZQL package (drawing 4204437) for lead-free.


| PIM | $\mathbf{2 8}$ | $\mathbf{4 8}$ | $\mathbf{5 6}$ |
| :---: | :---: | :---: | :---: |
| A MAX | 0.380 <br> $(9,65)$ | 0.630 <br> $(16,00)$ | 0.730 <br> $(18,54)$ |
| A MIN | 0.370 <br> $(9,40)$ | 0.620 <br> $(15,75)$ | 0.720 <br> $(18,29)$ |

NOTES: A. All linear dimensions are in inches (millimeters).
B. This drawing is subject to change without notice.
C. Body dimensions do not include mold flash or protrusion not to exceed $0.006(0,15)$.
D. Falls within JEDEC MO-118

48 PINS SHOWN


NOTES: A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.
C. Body dimensions do not include mold protrusion not to exceed 0,15.
D. Falls within JEDEC MO-153

## IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to Tl's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with Tl's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI .

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. Tl is not responsible or liable for such altered documentation.

Resale of Tl products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. Tl is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

## Products

## Applications

| Amplifiers | amplifier.ti.com | Audio | www.ti.com/audio |
| :--- | :--- | :--- | :--- |
| Data Converters | dataconverter.ti.com | Automotive | www.ti.com/automotive |
| DSP | dsp.ti.com | Broadband | www.ti.com/broadband |
| Interface | interface.ti.com | Digital Control | www.ti.com/digitalcontrol |
| Logic | logic.ti.com | Military | www.ti.com/military |
| Power Mgmt | power.ti.com | Optical Networking | www.ti.com/opticalnetwork |
| Microcontrollers | microcontroller.ti.com | Security | www.ti.com/security |
| Low Power Wireless | www.ti.com/lpw | Telephony | www.ti.com/telephony |
|  |  | Video \& Imaging | www.ti.com/video |
|  | Wireless | www.ti.com/wireless |  |

[^0]Copyright © 2006, Texas Instruments Incorporated


[^0]:    Mailing Address: Texas Instruments
    Post Office Box 655303 Dallas, Texas 75265

