## SN74ALVCH16836 20-BIT UNIVERSAL BUS DRIVER WITH 3-STATE OUTPUTS

SCES089C - OCTOBER 1996 - REVISED FEBRUARY 1999

•	Member of the Texas Instruments
	<i>Widebus</i> ™ Family

- EPIC<sup>™</sup> (Enhanced-Performance Implanted CMOS) Submicron Process
- Designed to Comply With JEDEC 168-Pin and 200-Pin SDRAM Buffered DIMM Specification
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Package Options Include Plastic Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages

#### description

This 20-bit universal bus driver is designed for 1.65-V to 3.6-V  $\rm V_{CC}$  operation.

Data flow from A to Y is controlled by the output-enable  $(\overline{OE})$  input. The device operates in the transparent mode when the latch-enable  $(\overline{LE})$  input is low. The A data is latched if the clock (CLK) input is held at a high or low logic level. If  $\overline{LE}$  is high, the A data is stored in the latch/flip-flop on the low-to-high transition of CLK. When  $\overline{OE}$  is high, the outputs are in the high-impedance state.

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to V<sub>CC</sub> through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

The SN74ALVCH16836 is characterized for operation from  $-40^{\circ}$ C to  $85^{\circ}$ C.

DGG OR DL PACKAGE (TOP VIEW)           OE         1         56         CLK           Y1         2         55         A1           Y2         3         54         A2           GND         4         53         GND           Y3         5         52         A3           Y4         6         51         A4           VCC         7         50         VCC           Y5         8         49         A5           Y6         9         48         A6           Y7         10         47         A7           GND         11         46         GND           Y8         12         45         A8           Y9         13         44         A9           Y10         14         43         A10           Y11         15         42         A11           Y12         16         41         A12           Y13         17         40         A13           GND         18         39         GND           Y14         19         38         A14           Y15         20         37         A15					
	(TC	P VI	EW)		
OE		υ	56	ПСІК	
	2		55	E	
	3				
			53	GND	
			52	АЗ	
			51	A4	
V <sub>CC</sub>	7		50	Vcc	
	8		49	A5	
Y6	9		48	A6	
GND	11		46	GND	
Y8	12		45	A8	
				P -	
Y10	14			F	
				F	
	17				
	-				
	19			E	
	20			E	
Y16	21			A16	
V <sub>CC</sub>	22		35	Vcc	
Y17	23		34	2	
Y18				A18	
GND	25		32	GND	
Y19	26			A19	
Y20	27		30	A20	
NC	28		29	μle	

NC - No internal connection



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC and Widebus are trademarks of Texas Instruments Incorporated.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



## SN74ALVCH16836 **20-BIT UNIVERSAL BUS DRIVER** WITH 3-STATE OUTPUTS SCES089C – OCTOBER 1996 – REVISED FEBRUARY 1999

#### **FUNCTION TABLE**

	INP	UTS		OUTPUT						
OE	LE	CLK	Α	Y						
Н	Х	Х	Х	Z						
L	L	Х	L	L						
L	L	Х	Н	н						
L	Н	$\uparrow$	L	L						
L	Н	$\uparrow$	Н	н						
L	Н	н	Х	Y0 <sup>†</sup>						
L	Н	L	Х	Y0‡						

<sup>†</sup>Output level before the indicated steady-state input conditions were established, provided that CLK is high before  $\overline{\text{LE}}$  goes low

<sup>‡</sup>Output level before the indicated steady-state input conditions were established


## logic symbol§

OE CLK LE	1 56 29 2	EN1 > 2C3 C3 G2	1	3 D	55	Α1
	3	1 V		30	54	
Y2	5				52	A2
Y3	6				51	A3
Y4	8				49	A4
Y5	9				48	A5
Y6	10				47	A6
Y7	12				45	A7
Y8 Y9	13				44	A8
Y10	14				43	A9 A10
Y11	15				42	
Y12	16				41	A11 A12
Y12	17				40	
Y14	19				38	A13
Y15	20				37	A14 A15
Y16	21				36	A15
Y17	23				34	A10
Y18	24				33	A17
Y19	26				31	A16
Y20	27				30	A20

§ This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.



logic diagram (positive logic)



To 19 Other Channels

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage range, $V_{CC}$ Input voltage range, $V_I$ (see Note 1) Output voltage range, $V_O$ (see Notes 1 and 2) Input clamp current, $I_{IK}$ ( $V_I < 0$ ) Output clamp current, $I_{OK}$ ( $V_O < 0$ ) Continuous output current, $I_O$ Continuous current through each $V_{CC}$ or GND Package thermal impedance, $\theta_{IA}$ (see Note 3): DGG package	0.5 V to 4.6 V 5 V to V <sub>CC</sub> + 0.5 V 50 mA 50 mA ±50 mA ±100 mA
DL package	74°C/W
Storage temperature range, T <sub>stg</sub>	

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.

- 2. This value is limited to 4.6 V maximum.
- 3. The package thermal impedance is calculated in accordance with JESD 51.



# SN74ALVCH16836 **20-BIT UNIVERSAL BUS DRIVER** WITH 3-STATE OUTPUTS SCES089C - OCTOBER 1996 - REVISED FEBRUARY 1999

#### recommended operating conditions (see Note 4)

			MIN	MAX	UNIT	
Vcc	Supply voltage		1.65	3.6	V	
		V <sub>CC</sub> = 1.65 V to 1.95 V	$0.65 \times V_{CC}$			
VIH	High-level input voltage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	1.7		V	
		$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$	2			
		V <sub>CC</sub> = 1.65 V to 1.95 V		$0.35 \times V_{CC}$		
VIL	Low-level input voltage	$V_{CC}$ = 2.3 V to 2.7 V		0.7	V	
		$V_{CC} = 2.7 V \text{ to } 3.6 V$		0.8		
VI	Input voltage		0	VCC	V	
Vo	Output voltage		0	VCC	V	
		V <sub>CC</sub> = 1.65 V		-4		
		V <sub>CC</sub> = 2.3 V		-12	12 mA	
ЮН	High-level output current	$V_{CC} = 2.7 V$		-12		
		V <sub>CC</sub> = 3 V		-24		
		V <sub>CC</sub> = 1.65 V		4		
1		V <sub>CC</sub> = 2.3 V		12		
IOL	Low-level output current	V <sub>CC</sub> = 2.7 V		12	2 mA	
		V <sub>CC</sub> = 3 V		24		
$\Delta t / \Delta v$	Input transition rise or fall rate			10	ns/V	
ТА	Operating free-air temperature		-40	85	°C	

NOTE 4: All unused control inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



## SN74ALVCH16836 **20-BIT UNIVERSAL BUS DRIVER** WITH 3-STATE OUTPUTS SCES089C – OCTOBER 1996 – REVISED FEBRUARY 1999

PA	RAMETER	TEST CO	ONDITIONS	V <sub>CC</sub>	MIN	TYP†	MAX	UNIT	
		I <sub>OH</sub> = –100 μA		1.65 V to 3.6 V	V <sub>CC</sub> -0.	2			
		I <sub>OH</sub> = -4 mA		1.65 V	1.2				
		I <sub>OH</sub> = -6 mA		2.3 V	2				
∨он				2.3 V	1.7			V	
		I <sub>OH</sub> = -12 mA		2.7 V	2.2				
				3 V	2.4				
VOL II II(hold) IOZ ICC ΔICC Citrol inputs	I <sub>OH</sub> = -24 mA		3 V	2					
		I <sub>OL</sub> = 100 μA		1.65 V to 3.6 V			0.2		
		I <sub>OL</sub> = 4 mA		1.65 V			0.45		
		I <sub>OL</sub> = 6 mA		2.3 V			0.4	V	
VOL		1	2.3 V			0.7	V		
	V <sub>OL</sub>	I <sub>OL</sub> = 12 mA		2.7 V			0.4		
II		I <sub>OL</sub> = 24 mA		3 V			0.55		
Ц		$V_I = V_{CC}$ or GND		3.6 V			±5	μΑ	
		V <sub>I</sub> = 0.58 V	1.65 V	25					
		V <sub>I</sub> = 1.07 V		1.65 V	-25				
		V <sub>I</sub> = 0.7 V		2.3 V	45				
II(hold)		V <sub>I</sub> = 1.7 V		2.3 V	-45			μA	
		V <sub>I</sub> = 0.8 V		3 V	75				
		V <sub>I</sub> = 2 V		3 V	-75				
		V <sub>I</sub> = 0 to 3.6 V <sup>‡</sup>		3.6 V			±500		
IOZ		V <sub>O</sub> = V <sub>CC</sub> or GND		3.6 V			±10	μΑ	
ICC		$V_{I} = V_{CC}$ or GND,	IO = 0	3.6 V			40	μA	
		One input at V <sub>CC</sub> – 0.6 V,	Other inputs at $V_{CC}$ or GND	3 V to 3.6 V			750	μA	
	Control inputs			2.2.1/				- F	
	Data inputs	$V_{I} = V_{CC}$ or GND		3.3 V				pF	
Co	Outputs	V <sub>O</sub> = V <sub>CC</sub> or GND		3.3 V				pF	

electrical characteristics	over	recommended	operating	free-air	temperature	range	(unless
otherwise noted)					-	•	

<sup>†</sup> All typical values are at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> =  $25^{\circ}$ C.

<sup>‡</sup> This is the bus-hold maximum dynamic current. It is the minimum overdrive current required to switch the input from one state to another.



### SN74ALVCH16836 20-BIT UNIVERSAL BUS DRIVER WITH 3-STATE OUTPUTS SCES089C – OCTOBER 1996 – REVISED FEBRUARY 1999

timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figures 1 through 3)

				V <sub>CC</sub> =	1.8 V	۲ <mark>0.2</mark> × 0.2		V <sub>CC</sub> =	2.7 V	۲ <mark>0.5 v<sub>cc</sub> =</mark>	3.3 V 3 V	UNIT
				MIN	MIN MAX		MAX	MIN	MAX	MIN	MAX	
fclock	Clock freque	ency	су									MHz
	Pulse duration	LE low										ns
tw		CLK high or low										115
		Data before CLK↑										
t <sub>su</sub>	Setup time		CLK high									ns
		Data before LE↑	CLK low									
4		Data after CLK↑	-									
<sup>t</sup> h	Hold time	Data after LE↑	CLK high or low									ns


# switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 through 3)

PARAMETER	FROM TO (INPUT) (OUTPUT)			-	V <sub>CC</sub> =	1.8 V	= ۷ <sub>CC</sub> ± 0.2	2.5 V 2 V	V <sub>CC</sub> =	2.7 V	V <sub>CC</sub> = ± 0.3	3.3 V 3 V	UNIT
		MIN	TYP	MIN	MAX	MIN	MAX	MIN	MAX				
fmax											MHz		
	A												
<sup>t</sup> pd	LE	Y									ns		
	CLK												
ten	OE	Y									ns		
<sup>t</sup> dis	ŌE	Y									ns		

## operating characteristics, $T_A = 25^{\circ}C$

PARAMETER			TEST CO	NDITIONS	V <sub>CC</sub> = 1.8 V TYP	V <sub>CC</sub> = 2.5 V TYP	V <sub>CC</sub> = 3.3 V TYP	UNIT
<u> </u>	Power dissipation	Outputs enabled	$C_{1} = 0.$	f = 10 MHz				ρF
Cpd	capacitance	Outputs disabled	$C_{L} = 0,$	T = TU MHZ				






- NOTES: A. CL includes probe and jig capacitance.
  - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
  - C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz, Z<sub>O</sub> = 50  $\Omega$ , t<sub>f</sub>  $\leq$  2 ns, t<sub>f</sub>  $\leq$  2 ns.
  - D. The outputs are measured one at a time with one transition per measurement.
  - E. tpLz and tpHz are the same as tdis.
  - F. tpzL and tpzH are the same as ten.
  - G. tPLH and tPHL are the same as tpd.

#### Figure 1. Load Circuit and Voltage Waveforms






- NOTES: A. CL includes probe and jig capacitance.
  - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
    C. All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, Z<sub>Q</sub> = 50 Ω, t<sub>f</sub> ≤ 2 ns, t<sub>f</sub> ≤ 2 ns.
  - D. The outputs are measured one at a time with one transition per measurement.
  - E.  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .
  - F.  $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$ .
  - G.  $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd}$ .


Figure 2. Load Circuit and Voltage Waveforms





- NOTES: A.  $C_L$  includes probe and jig capacitance.
  - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.
     Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
  - C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz, Z<sub>O</sub> = 50  $\Omega$ , t<sub>f</sub>  $\leq$  2.5 ns, t<sub>f</sub>  $\leq$  2.5 ns.
  - D. The outputs are measured one at a time with one transition per measurement.
  - E. t<sub>PLZ</sub> and t<sub>PHZ</sub> are the same as t<sub>dis</sub>.
  - F. tPZL and tPZH are the same as ten.
  - G. tpLH and tpHL are the same as tpd.







#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1999, Texas Instruments Incorporated