- Member of the Texas Instruments Widebus ${ }^{\text {TM }}$ Family
- Optimized for $1.8-\mathrm{V}$ Operation and is $3.6-\mathrm{V}$ I/O Tolerant to Support Mixed-Mode Signal Operation
- I ${ }_{\text {off }}$ Supports Partial-Power-Down Mode Operation
- Sub 1-V Operable
- Max $\mathrm{t}_{\mathrm{pd}}$ of 2.8 ns at 1.8 V
- Low Power Consumption, $20 \mu \mathrm{~A}$ Max ICC
- $\pm 8$-mA Output Drive at 1.8 V
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Protection Exceeds JESD 22
- 2000-V Human-Body Model (A114-A)
- 200-V Machine Model (A115-A)
- 1000-V Charged-Device Model (C101)


## description/ordering information

This 16-bit edge-triggered D-type flip-flop is operational at $0.8-\mathrm{V}$ to $2.7-\mathrm{V} \mathrm{V}_{\mathrm{CC}}$, but is designed specifically for $1.65-\mathrm{V}$ to $1.95-\mathrm{V} \mathrm{V}_{\mathrm{CC}}$ operation.

DGG OR DGV PACKAGE
(TOP VIEW)

| 1 $\overline{O E} 1$ |  |  |
| :---: | :---: | :---: |
| Q2 | 47 | 1D1 |
| Q2 3 | 46 | 1 D 2 |
| GND 4 | 45 | GND |
| Q3 5 | 44 | 1D3 |
| 24 | 43 | $1{ }^{\text {d }}$ |
| $\mathrm{v}_{\mathrm{CC}}{ }^{7}$ | 42 | $\mathrm{l}_{\mathrm{CC}}$ |
| 5 [8 | 41 | 1 1D5 |
| 1 Q6 ${ }^{1}$ | 40 | 1D6 |
| GND 10 | 39 | GND |
| 11 | 38 | 1D7 |
| 12 | 237 | 1D8 |
| 13 | 36 | 2D1 |
| 14 | 35 | 2D2 |
| 15 | 34 | ND |
| 16 | 33 | 2D3 |
| 17 | 32 | 2D4 |
| $\mathrm{v}_{\text {CC }} 18$ | 31 | $\mathrm{V}_{\mathrm{CC}}$ |
| 2Q5 19 | 30 | 2D5 |
| 2Q6 20 | 29 | 2D6 |
| GND 21 | 28 | ] GND |
| $2 \mathrm{Q} 7^{22}$ | 27 | 2D7 |
| 2Q8 23 | 3 | 2D8 |
| 2ОE |  | 2CL |

The SN74AUCH16374 is particularly suitable for implementing buffer registers, l/O ports, bidirectional bus drivers, and working registers. It can be used as two 8 -bit flip-flops or one 16-bit flip-flop. On the positive transition of the clock (CLK) input, the Q outputs of the flip-flop take on the logic levels set up at the data (D) inputs.

A buffered output-enable ( $\overline{\mathrm{OE}}$ ) input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or the high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without interface or pullup components.
$\overline{\mathrm{OE}}$ does not affect internal operations of the latch. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

ORDERING INFORMATION

| TA $_{\mathbf{A}}$ | PACKAGE† |  | ORDERABLE <br> PART NUMBER | TOP-SIDE <br> MARKING |
| :---: | :--- | :--- | :--- | :--- |
|  | TSSOP - DGG | Tape and reel | SN74AUCH16374DGGR | AUCH16374 |
|  | TVSOP - DGV | Tape and reel | SN74AUCH16374DGVR | MJ374 |
|  | VFBGA - GQL | Tape and reel | SN74AUCH16374GQLR | MJ374 |

† Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com $/ \mathrm{sc} /$ package.

## description/ordering information (continued)

To ensure the high-impedance state during power up or power down, $\overline{\mathrm{OE}}$ should be tied to $\mathrm{V}_{\mathrm{CC}}$ through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.
Active bus-hold circuitry holds unused or undriven inputs at a valid logic state. Use of pullup or pulldown resistors with the bus-hold circuitry is not recommended.

This device is fully specified for partial-power-down applications using $\mathrm{I}_{\text {off }}$. The $\mathrm{I}_{\text {off }}$ circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.


## terminal assignments



FUNCTION TABLE
(each flip-flop)

| INPUTS |  |  | OUTPUT |
| :---: | :---: | :---: | :---: |
| $\overline{\mathbf{O E}}$ | CLK | $\mathbf{D}$ | $\mathbf{Q}$ |
| L | $\uparrow$ | $H$ | $H$ |
| L | $\uparrow$ | L | L |
| L | H or L | X | $\mathrm{Q}_{0}$ |
| H | X | X | Z |

## logic diagram (positive logic)



To Seven Other Channels


To Seven Other Channels

[^0]
## absolute maximum ratings over operating free-air temperature range (unless otherwise noted) $\dagger$

| Sup | 0.5 V to 3.6 V |
| :---: | :---: |
| Input voltage range, $\mathrm{V}_{1}$ (see Note 1) | -0.5 V to 3.6 V |
| Voltage range applied to any output in the high-impedance or (see Note 1) | -0.5 V to 3.6 V |
| Output voltage range, $\mathrm{V}_{\mathrm{O}}$ (see Note 1) | -0.5 V to $\mathrm{V}_{\mathrm{CC}}+0.5 \mathrm{~V}$ |
| Input clamp current, $\mathrm{I}_{\mathrm{K}}\left(\mathrm{V}_{1}<0\right)$ | -50 mA |
| Output clamp current, $\mathrm{I}_{\mathrm{OK}}\left(\mathrm{V}_{\mathrm{O}}<0\right)$ | -50 mA |
| Continuous output current, $\mathrm{I}_{0}$ | $\pm 20 \mathrm{~mA}$ |
| Continuous current through $\mathrm{V}_{\text {CC }}$ or GND | $\pm 100 \mathrm{~mA}$ |
| Package thermal impedance, $\theta_{\text {JA }}$ (see Note 2): DGG package | $70^{\circ} \mathrm{C} / \mathrm{W}$ |
| DGV package | $58^{\circ} \mathrm{C} / \mathrm{W}$ |
| GQL package | $42^{\circ} \mathrm{C} / \mathrm{W}$ |

Storage temperature range, $\mathrm{T}_{\text {stg }}$ $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$
$\dagger$ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTES: 1. The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed. 2. The package thermal impedance is calculated in accordance with JESD 51-7.
recommended operating conditions (see Note 3)


NOTE 3: All unused inputs of the device must be held at $\mathrm{V}_{\mathrm{CC}}$ or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

## 16-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS <br> SCES404D - JULY 2002 - REVISED MAY 2003

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER | TEST CONDITIONS | V CC | MIN TYP $\dagger$ | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | $\mathrm{I}^{\mathrm{OH}}=-100 \mu \mathrm{~A}$ | 0.8 V to 2.7 V | $\mathrm{V}_{\mathrm{CC}}-0.1$ |  | V |
|  | $\mathrm{I}^{\mathrm{OH}}=-0.7 \mathrm{~mA}$ | 0.8 V | 0.55 |  |  |
|  | $\mathrm{OH}=-3 \mathrm{~mA}$ | 1.1 V | 0.8 |  |  |
|  | $\mathrm{OH}=-5 \mathrm{~mA}$ | 1.4 V | 1 |  |  |
|  | $\mathrm{OH}=-8 \mathrm{~mA}$ | 1.65 V | 1.2 |  |  |
|  | $\mathrm{OH}=-9 \mathrm{~mA}$ | 2.3 V | 1.8 |  |  |
| $\mathrm{V}_{\mathrm{OL}}$ | $\mathrm{IOL}=100 \mu \mathrm{~A}$ | 0.8 V to 2.7 V |  | 0.2 | V |
|  | $\mathrm{IOL}=0.7 \mathrm{~mA}$ | 0.8 V | 0.25 |  |  |
|  | $\mathrm{I}^{\mathrm{OL}}=3 \mathrm{~mA}$ | 1.1 V |  | 0.3 |  |
|  | $\mathrm{IOL}=5 \mathrm{~mA}$ | 1.4 V |  | 0.4 |  |
|  | $\mathrm{IOL}=8 \mathrm{~mA}$ | 1.65 V |  | 0.45 |  |
|  | $\mathrm{IOL}=9 \mathrm{~mA}$ | 2.3 V |  | 0.6 |  |
| II All inputs | $\mathrm{V}_{1}=\mathrm{V}_{\text {CC }}$ or GND | 0 to 2.7 V |  | $\pm 5$ | $\mu \mathrm{A}$ |
| ${ }^{1} \mathrm{BHL}^{\ddagger}$ | $\mathrm{V}_{1}=0.35 \mathrm{~V}$ | 1.1 V | 10 |  | $\mu \mathrm{A}$ |
|  | $\mathrm{V}_{1}=0.47 \mathrm{~V}$ | 1.4 V | 15 |  |  |
|  | $\mathrm{V}_{1}=0.57 \mathrm{~V}$ | 1.65 V | 20 |  |  |
|  | $\mathrm{V}_{\mathrm{I}}=0.7 \mathrm{~V}$ | 2.3 V | 40 |  |  |
| ${ }^{1} \mathrm{BHH}^{\text {§ }}$ | $\mathrm{V}_{\mathrm{I}}=0.8 \mathrm{~V}$ | 1.1 V | -5 |  | $\mu \mathrm{A}$ |
|  | $\mathrm{V}_{\mathrm{I}}=0.9 \mathrm{~V}$ | 1.4 V | -15 |  |  |
|  | $\mathrm{V}_{1}=1.07 \mathrm{~V}$ | 1.65 V | -20 |  |  |
|  | $\mathrm{V}_{\mathrm{I}}=1.7 \mathrm{~V}$ | 2.3 V | -40 |  |  |
| 'BHLOI | $\mathrm{V}_{\mathrm{I}}=0$ to $\mathrm{V}_{\mathrm{CC}}$ | 1.3 V | 75 |  | $\mu \mathrm{A}$ |
|  |  | 1.6 V | 125 |  |  |
|  |  | 1.95 V | 175 |  |  |
|  |  | 2.7 V | 275 |  |  |
| ${ }^{\text {I }}{ }^{\text {BHHO }}{ }^{\prime \prime}$ | $\mathrm{V}_{\mathrm{I}}=0$ to $\mathrm{V}_{\mathrm{CC}}$ | 1.3 V | -75 |  | $\mu \mathrm{A}$ |
|  |  | 1.6 V | -125 |  |  |
|  |  | 1.95 V | -175 |  |  |
|  |  | 2.7 V | -275 |  |  |
| loff | $\mathrm{V}_{\text {I }}$ or $\mathrm{V}_{\mathrm{O}}=2.7 \mathrm{~V}$ | 0 |  | $\pm 10$ | $\mu \mathrm{A}$ |
| IOZ | $\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\text {CC }}$ or GND | 2.7 V |  | $\pm 10$ | $\mu \mathrm{A}$ |
| ICC | $\mathrm{V}_{1}=\mathrm{V}_{\text {CC }}$ or GND, $\quad 10$ | 0.8 V to 2.7 V |  | 20 | $\mu \mathrm{A}$ |
| $\mathrm{C}_{\mathrm{i}}$ | $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{CC}}$ or GND | 2.5 V | 3 |  | pF |
| $\mathrm{C}_{0}$ | $\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\text {CC }}$ or GND | 2.5 V | 5 |  | pF |

[^1]timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

|  |  | $\mathrm{V}_{\text {cc }}=0.8 \mathrm{~V}$ | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=1.2 \mathrm{~V} \\ \pm 0.1 \mathrm{~V} \end{gathered}$ |  | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=1.5 \mathrm{~V} \\ \pm 0.1 \mathrm{~V} \end{gathered}$ |  | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=1.8 \mathrm{~V} \\ \pm 0.15 \mathrm{~V} \end{gathered}$ |  | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V} \\ \pm 0.2 \mathrm{~V} \end{gathered}$ |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | TYP | MIN | MAX | MIN | MAX | MIN | MAX | MIN | MAX |  |
| $\mathrm{f}_{\text {clock }}$ | Clock frequency | 85 |  | 250 |  | 250 |  | 250 |  | 250 | MHz |
| $\mathrm{t}_{\mathrm{w}}$ | Pulse duration, CLK high or low | 5.9 | 1.9 |  | 1.9 |  | 1.9 |  | 1.9 |  | ns |
| $\mathrm{t}_{\text {su }}$ | Setup time, data before CLK $\uparrow$ | 1.4 | 1.2 |  | 0.7 |  | 0.6 |  | 0.6 |  | ns |
| th | Hold time, data after CLK $\uparrow$ | 0.1 | 0.4 |  | 0.4 |  | 0.4 |  | 0.4 |  | ns |

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

| PARAMETER | FROM (INPUT) | $\begin{gathered} \text { TO } \\ \text { (OUTPUT) } \end{gathered}$ | $\mathrm{V}_{\text {cc }}=0.8 \mathrm{~V}$ | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=1.2 \mathrm{~V} \\ \pm 0.1 \mathrm{~V} \end{gathered}$ |  | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=1.5 \mathrm{~V} \\ \pm 0.1 \mathrm{~V} \end{gathered}$ |  | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=1.8 \mathrm{~V} \\ \pm 0.15 \mathrm{~V} \end{gathered}$ |  |  | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V} \\ \pm 0.2 \mathrm{~V} \end{gathered}$ |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | TYP | MIN | MAX | MIN | MAX | MIN | TYP | MAX | MIN | MAX |  |
| ${ }_{\text {max }}$ |  |  | 85 | 250 |  | 250 |  | 250 |  |  | 250 |  | MHz |
| $t_{\text {pd }}$ | CLK | Q | 7.3 | 1 | 4.5 | 0.8 | 2.9 | 0.7 | 1.5 | 2.8 | 0.7 | 2.2 | ns |
| ten | $\overline{\mathrm{OE}}$ | Q | 7 | 1.2 | 5.3 | 0.8 | 3.6 | 0.8 | 1.5 | 2.9 | 0.7 | 2.2 | ns |
| $\mathrm{t}_{\text {dis }}$ | $\overline{\mathrm{OE}}$ | Q | 8.2 | 2 | 7.1 | 1 | 4.8 | 1.4 | 2.7 | 4.5 | 0.5 | 2.2 | ns |

operating characteristics, $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \dagger$

| PARAMETER |  |  | TEST CONDITIONS | $\mathrm{V}_{\text {CC }}=0.8 \mathrm{~V}$ | $\mathrm{V}_{\mathrm{CC}}=1.2 \mathrm{~V}$ | $\mathrm{V}_{\mathrm{CC}}=1.5 \mathrm{~V}$ | $\mathrm{V}_{\mathrm{CC}}=1.8 \mathrm{~V}$ | $\mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V}$ | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | TYP | TYP | TYP | TYP | TYP |  |
| $\mathrm{C}_{\mathrm{pd}}{ }^{\ddagger}$ (each output) | Power dissipation capacitance | Outputs enabled, 1 output switching |  | $\begin{aligned} & 1 \mathrm{f}_{\text {data }}=5 \mathrm{MHz} \\ & 1 \mathrm{f}_{\mathrm{Clk}}=10 \mathrm{MHz} \\ & 1 \mathrm{f}_{\text {out }}=5 \mathrm{MHz} \\ & \mathrm{OE}=\mathrm{GND} \\ & \mathrm{C}_{\mathrm{L}}=0 \mathrm{pF} \end{aligned}$ | 24 | 24 | 24.1 | 26.2 | 31.2 | pF |
| $\mathrm{C}_{\mathrm{pd}}$ <br> (Z) | Power dissipation capacitance | Outputs disabled, 1 clock and 1 data switching | $\begin{aligned} & 1 \mathrm{f} \text { data }=5 \mathrm{MHz} \\ & 1 \mathrm{f}_{\mathrm{clk}}=10 \mathrm{MHz} \\ & \mathrm{f}_{\text {out }}=\text { not } \\ & \mathrm{switching} \\ & \mathrm{OE}=\mathrm{V}_{\mathrm{CC}} \\ & \mathrm{C}_{\mathrm{L}}=0 \mathrm{pF} \\ & \hline \end{aligned}$ | 7.5 | 7.5 | 8 | 9.4 | 13.2 | pF |
| $\mathrm{C}_{\mathrm{pd}}$ § (each clock) | Power dissipation capacitance | Outputs disabled, clock only switching | $\begin{array}{\|l} 1 \mathrm{f} \text { data }=0 \mathrm{MHz} \\ 1 \mathrm{f}_{\mathrm{Clk}}=10 \mathrm{MHz} \\ \mathrm{f}_{\text {out }}=\text { not } \\ \text { switching } \\ \mathrm{OE}=\mathrm{V}_{\mathrm{CC}} \\ \mathrm{C}_{\mathrm{L}}=0 \mathrm{pF} \end{array}$ | 13.8 | 13.8 | 14 | 14.7 | 17.5 | pF |

[^2]
## PARAMETER MEASUREMENT INFORMATION



| TEST | S1 |
| :---: | :---: |
| tPLH/tPHL | Open |
| ${ }^{\text {tPLZ }}$ /tPZL | $2 \times V_{\text {CC }}$ |
| tPHZ/tPZH | GND |


| $\mathrm{V}_{\mathbf{C C}}$ | $\mathrm{C}_{\mathrm{L}}$ | $\mathrm{R}_{\mathrm{L}}$ | $\mathrm{V}_{\Delta}$ |
| :---: | :---: | :---: | :---: |
| 0.8 V | 15 pF | $2 \mathrm{k} \Omega$ | 0.1 V |
| $1.2 \mathrm{~V} \pm 0.1 \mathrm{~V}$ | 15 pF | $2 \mathrm{k} \Omega$ | 0.1 V |
| $1.5 \mathrm{~V} \pm 0.1 \mathrm{~V}$ | 15 pF | $2 \mathrm{k} \Omega$ | 0.1 V |
| $1.8 \mathrm{~V} \pm 0.15 \mathrm{~V}$ | 30 pF | $1 \mathrm{k} \Omega$ | 0.15 V |
| $2.5 \mathrm{~V} \pm 0.2 \mathrm{~V}$ | 30 pF | $500 \Omega$ | 0.15 V |



NOTES: A. $\mathrm{C}_{\mathrm{L}}$ includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.

Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: $\mathrm{PRR} \leq 10 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega$, slew rate $\geq 1 \mathrm{~V} / \mathrm{ns}$.
D. The outputs are measured one at a time with one transition per measurement.
E. tpLZ and tpHZ are the same as $t_{\text {dis }}$.
F. tpZL and tpZH are the same as ten.
G. tPLH and tPHL are the same as $\mathrm{t}_{\mathrm{pd}}$.
H. All parameters and waveforms are not applicable to all devices.

Figure 1. Load Circuit and Voltage Waveforms

## PACKAGING INFORMATION

| Orderable Device | Status ${ }^{(1)}$ | Package <br> Type | Package <br> Drawing | Pins Package <br> Qty | Eco Plan ${ }^{(2)}$ | Lead/Ball Finish | MSL Peak Temp ${ }^{(3)}$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SN74AUCH16374DGGR | ACTIVE | TSSOP | DGG | 48 | 2000 | Pb-Free <br> (RoHS) | CU NIPDAU | Level-1-250C-UNLIM |
| SN74AUCH16374DGVR | ACTIVE | TVSOP | DGV | 48 | 2000 | Pb-Free <br> (RoHS) | CU NIPDAU | Level-1-250C-UNLIM |
| SN74AUCH16374GQLR | ACTIVE | VFBGA | GQL | 56 | 1000 | None | SNPB | Level-1-240C-UNLIM |
| SN74AUCH16374ZQLR | ACTIVE | VFBGA | ZQL | 56 | 1000 | Pb-Free <br> (RoHS) | SNAGCU | Level-1-260C-UNLIM |

${ }^{(1)}$ The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
${ }^{(2)}$ Eco Plan - May not be currently available - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.
None: Not yet available Lead (Pb-Free).
Pb-Free (RoHS): Tl's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed $0.1 \%$ by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb -Free products are suitable for use in specified lead-free processes.
Green (RoHS \& no $\mathbf{S b} / \mathbf{B r}$ ): TI defines "Green" to mean "Pb-Free" and in addition, uses package materials that do not contain halogens, including bromine $(\mathrm{Br})$ or antimony $(\mathrm{Sb})$ above $0.1 \%$ of total product weight.
${ }^{(3)}$ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDECindustry standard classifications, and peak solder temperature.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

ZQL (R-PBGA-N56)


NOTES: A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.
C. Falls within JEDEC MO-225 variation BA.
D. This package is lead-free. Refer to the 56 GQL package (drawing 4200583) for tin-lead (SnPb).


| PIM ** | $\mathbf{1 4}$ | $\mathbf{1 6}$ | $\mathbf{2 0}$ | $\mathbf{2 4}$ | $\mathbf{3 8}$ | $\mathbf{4 8}$ | $\mathbf{5 6}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A MAX | 3,70 | 3,70 | 5,10 | 5,10 | 7,90 | 9,80 | 11,40 |
| A MIN | 3,50 | 3,50 | 4,90 | 4,90 | 7,70 | 9,60 | 11,20 |

NOTES: A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.
C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.
D. Falls within JEDEC: $24 / 48$ Pins - MO-153

14/16/20/56 Pins - MO-194

GQL (R-PBGA-N56)


NOTES: A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.
C. Falls within JEDEC MO-225 variation BA.
D. This package is tin-lead ( SnPb ). Refer to the 56 ZQL package (drawing 4204437) for lead-free.

48 PINS SHOWN


NOTES: A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.
C. Body dimensions do not include mold protrusion not to exceed 0,15.
D. Falls within JEDEC MO-153

## IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to Tl's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with Tl's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI .

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. Tl is not responsible or liable for such altered documentation.

Resale of Tl products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. Tl is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

## Products

## Applications

| Amplifiers | amplifier.ti.com | Audio | www.ti.com/audio |
| :--- | :--- | :--- | :--- |
| Data Converters | dataconverter.ti.com | Automotive | www.ti.com/automotive |
| DSP | dsp.ti.com | Broadband | www.ti.com/broadband |
| Interface | interface.ti.com | Digital Control | www.ti.com/digitalcontrol |
| Logic | logic.ti.com | Military | www.ti.com/military |
| Power Mgmt | power.ti.com | Optical Networking | www.ti.com/opticalnetwork |
| Microcontrollers | microcontroller.ti.com | Security | www.ti.com/security |
|  |  | Telephony | www.ti.com/telephony |
|  |  | Video \& Imaging | www.ti.com/video |
|  |  | Wireless | www.ti.com/wireless |

Mailing Address: Texas Instruments<br>Post Office Box 655303 Dallas, Texas 75265

Copyright © 2005, Texas Instruments Incorporated


[^0]:    Pin numbers shown are for the DGG and DGV packages.

[^1]:    $\dagger$ All typical values are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
    $\ddagger$ The bus-hold circuit can sink at least the minimum low sustaining current at $\mathrm{V}_{I L}$ max. IBHL should be measured after lowering $\mathrm{V}_{\text {IN }}$ to GND and then raising it to $\mathrm{V}_{\text {IL }}$ max.
    § The bus-hold circuit can source at least the minimum high sustaining current at $\mathrm{V}_{I H}$ min. $I_{\mathrm{BHH}}$ should be measured after raising $\mathrm{V}_{I N}$ to $\mathrm{V}_{\mathrm{CC}}$ and then lowering it to $\mathrm{V}_{\mathrm{IH}}$ min.
    II An external driver must source at least IBHLO to switch this node from low to high.
    \# An external driver must sink at least $\mathrm{I}_{\mathrm{BH}} \mathrm{BO}$ to switch this node from high to low.

[^2]:    $\dagger$ Total device $\mathrm{C}_{\text {pd }}$ for multiple ( n ) outputs switching and (y) clocks inputs switching $=\left\{\mathrm{n}^{*} \mathrm{C}_{\mathrm{pd}}\right.$ (each output) $\}+\left\{\mathrm{y}\right.$ * $\mathrm{C}_{\mathrm{pd}}$ (each clock) .
    $\ddagger \mathrm{C}_{\text {pd }}$ (each output) is the $\mathrm{C}_{\text {pd }}$ for each data bit (input and output circuitry) as it operates at 5 MHz (Note: the clock is operating at 10 MHz in this test, but its ICC component has been subtracted out).
    § $\mathrm{C}_{\text {pd }}$ (each clock) is the $\mathrm{C}_{\text {pd }}$ for the clock circuitry only as it operates at 10 MHz .

