SCBS024C - MARCH 1989 - REVISED NOVEMBER 1993

- State-of-the-Art BiCMOS Design Significantly Reduces I_{CCZ}
- ESD Protection Exceeds 2000 V Per MIL-STD-883C, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Power-Up High-Impedance State
- Provides Extra Bus-Driving Latches Necessary For Wider Address/Data Paths or Buses With Parity
- Package Options Include Plastic Small-Outline (DW) Packages, Ceramic Chip Carriers (FK) and Flatpacks (W), and Standard Plastic and Ceramic 300-mil DIPs (JT, NT)


description

These 10-bit bus-interface latches feature 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. They are particularly suitable for implementing wider buffer registers, I/O ports, bidirectional bus drivers with parity, and working registers.


The ten latches of the 'BCT29841 are transparent D-type latches. When the latch-enable (LE) input is high, the Q outputs will follow the data (D) inputs. When LE is taken low, the Q outputs are latched at the levels that were set up at the D inputs.

A buffered output-enable (\overline{OE}) input can be used to place the nine outputs in either a normal logic state (high or low level) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without need for interface or pullup components.

SN54BCT29841 . . . JT OR W PACKAGE SN74BCT29841 . . . DW OR NT PACKAGE (TOP VIEW)



SN54BCT29841 . . . FK PACKAGE (TOP VIEW)



NC - No internal connection

The output enable (\overline{OE}) does not affect the internal operation of the latches. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.


The SN54BCT29841 is characterized for operation over the full military temperature range of –55°C to 125°C. The SN74BCT29841 is characterized for operation from 0°C to 70°C.

FUNCTION TABLE

	INPUT	OUTPUT			
OE	LE	D	Q		
L	Н	Н	Н		
L	Н	L	L		
L	L	X	Q ₀		
Н	X	X	Z		




logic symbol†



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)



Pin numbers shown are for the DW, JT, NT, and W packages.

SN54BCT29841, SN74BCT29841 10-BIT BUS-INTERFACE D-TYPE LATCHES WITH 3-STATE OUTPUTS

SCBS024C - MARCH 1989 - REVISED NOVEMBER 1993

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V _{CC}	– 0.5 V to 7 V
Input voltage range, V _I (see Note 1)	– 0.5 V to 7 V
Voltage range applied to any output in the disabled or power-off state, VO	0.5 V to 7 V
Voltage range applied to any output in the high state, V _O	– 0.5 V to V _{CC}
Input clamp current, I _{IK} (V _I < 0)	
Current into any output in the low state, IO: SN54BCT29841	48 mA
SN74BCT29841	96 mA
Operating free-air temperature range: SN54BCT29841	– 55°C to 125°C
SN74BCT29841	0°C to 70°C
Storage temperature range	– 65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions beyond those indicated in the "recommended operating conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

recommended operating conditions

		SN54BCT29841			SN74BCT29841			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	UNII
VCC	Supply voltage	4.5	5	5.5	4.5	5	5.5	V
V_{IH}	High-level input voltage	2			2			V
V_{IL}	Low-level input voltage			0.8			0.8	V
liK	Input clamp current			-18			-18	mA
ІОН	High-level output current			-15			-24	mA
loL	Low-level output current			24			48	mA
TA	Operating free-air temperature	-55		125	0		70	°C

SCBS024C - MARCH 1989 - REVISED NOVEMBER 1993

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	7.5	et conditione	SN5	SN54BCT29841		SN7	N74BCT29841		UNIT	
PARAMETER	"=	ST CONDITIONS	MIN	TYP [†]	MAX	MIN	TYP [†]	MAX	CIVIT	
VIK	V _{CC} = 4.5 V,	$I_{I} = -18 \text{ mA}$			-1.2			-1.2	V	
Vон	V 45V	$I_{OH} = -15 \text{ mA}$	2.4			2.4			V	
VОН	V _{CC} = 4.5 V	$I_{OH} = -24 \text{ mA}$				2			٧	
VoL	V _{CC} = 4.5 V	I _{OL} = 24 mA		0.35	0.55				V	
VOL	VCC = 4.5 V	$I_{OL} = 48 \text{ mA}$					0.42	0.55	V	
ΙĮ	$V_{CC} = 5.5 \text{ V},$	V _I = 7 V			0.1			0.1	mA	
lіН	$V_{CC} = 5.5 \text{ V},$	V _I = 2.7 V	-10		-75	-10		-75	μΑ	
Ι _{ΙL}	$V_{CC} = 5.5 \text{ V},$	V _I = 0.5 V			-0.2			-0.2	mA	
los [‡]	$V_{CC} = 5.5 \text{ V},$	VO = 0	-75		-275	-75		-275	mA	
lozh	V _{CC} = 5.5 V,	V _O = 2.7 V			20			20	μΑ	
lozL	V _{CC} = 5.5 V,	V _O = 0.5 V			-20			-20	μΑ	
ICCL	V _{CC} = 5.5 V,	Outputs open		3	7		3	7	mA	
Iссн	$V_{CC} = 5.5 \text{ V},$	Outputs open		24	35		24	35	mA	
Iccz	$V_{CC} = 5.5 \text{ V},$	Outputs open		3	7		3	7	mA	
Ci	V _{CC} = 5 V,	$V_{I} = 2.5 \text{ V or } 0.5 \text{ V}$		5.5			5.5		pF	
Co	V _{CC} = 5 V,	$V_0 = 2.5 \text{ V or } 0.5 \text{ V}$		8			8		pF	

[†] All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

		V _{CC} =	= 5 V, 25°C	SN54BCT29841		SN74BCT29841		UNIT	
		MIN	MAX	MIN	MAX	MIN	MAX		
t _W	t _W Pulse duration, LE high or low		4		4		4		ns
t _{SU} Setup time, data before LE↓		2		2		2		ns	
t _h Hold time, data after LE↓	Hold time data after I E	High	1.5		1.5		1.5		no
	Hold tille, data alter LE↓	Low	3.5		3.5		3.5		ns

switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Note 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V(CC = 5 V 4 = 25°C	', ;	SN54BC1	Γ29841	SN74BC1	29841	UNIT
	(INFOT)	(001701)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	
t _{PLH}	D	Q	1.8	4.7	6.7	1.8	8.1	1.8	7.5	ns
^t PHL		y	2	5	7.3	2	9.1	2	8.6	115
^t PLH	LE	Q	2.5	5.4	7.6	2.5	9.3	2.5	8.6	ns
^t PHL		y	2.7	5.4	7.5	2.7	8.7	2.7	8.1	115
^t PZH	ŌĒ	Q	1.8	5.3	7.4	1.8	9.2	1.8	9.2	ns
t _{PZL}	OE	y	4.4	8.1	10.6	4.4	13.4	4.4	12.8	110
^t PHZ	ŌĒ	Q	2.6	4.9	6.9	2.6	7.7	2.6	6.9	ns
t _{PLZ}		γ	1.6	4.4	6.3	1.6	7.7	1.6	6.9	115

NOTE 2: Load circuits and voltage waveforms are shown in Section 1.



[‡] Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated