- Compatible With IEEE Std 1194.1-1991 (BTL)
- TTL A Port, Backplane Transceiver Logic (BTL) $\bar{B}$ Port
- Open-Collector $\bar{B}$-Port Outputs Sink 100 mA
- BIAS VCC Pin Minimizes Signal Distortion During Live Insertion or Withdrawal
- High-Impedance State During Power Up and Power Down
- $\bar{B}$-Port Biasing Network Preconditions the Connector and PC Trace to the BTL High-Level Voltage
- TTL-Input Structures Incorporate Active Clamping Networks to Aid in Line Termination
- Packaged in Plastic Quad Flatpack

| RC PACKAGE (TOP VIEW) |  |  |
| :---: | :---: | :---: |
|  |  |  |
|  | 52515049484746454443424440 |  |
| GND | 39 | GND |
| A3 | 238 | $\overline{\mathrm{B} 2}$ |
| GND | 37 | GND |
| A4 | 4 边 36 | $\overline{\text { B3 }}$ |
| GND | $5{ }^{35}$ | GND |
| A5 |  | B4 |
| GND | $7{ }^{\text {a }}$ | GND |
| A6 |  | $\overline{\text { B5 }}$ |
| GND | 9 31 3 | GND |
| A7 | 10 价 | $\overline{\text { B6 }}$ |
| GND | ] 11 - 29 | GND |
| A8 | 12128 | $\overline{\text { B7 }}$ |
| GND | 13327 | GND |
|  | 14151617181920212223242526 |  |
|  |  |  |

## description

The SN74FB2032 device is a 9-bit transceiver designed to translate signals between TTL and backplane transceiver logic (BTL) environments and to perform bus arbitration. It is designed specifically to be compatible with IEEE Std 1194.1-1991.
The $\bar{B}$ port operates at BTL-signal levels. The open-collector $\bar{B}$ ports are specified to sink 100 mA and have minimum output edge rates of 2 ns . Two output enables (OEB and $\overline{\mathrm{OEB}}$ ) are provided for the $\overline{\mathrm{B}}$ outputs. When OEB is low, $\overline{O E B}$ is high, or $V_{C C}$ is less than 2.1 V , the $\overline{\mathrm{B}}$ port is turned off.

## description (continued)

The A port operates at TTL-signal levels. The A outputs reflect the inverse of the data at the $\overline{\mathrm{B}}$ port when the A-port output enable, OEA, is high. When OEA is low or when $\mathrm{V}_{C C}$ is less than 2.1 V , the A outputs are in the high-impedance state.
The A-port data is latched when the latch enable (LE) is high. When LE is low, the latches are transparent.
The Futurebus protocol logic can be activated by taking COMPETE low. The module (device) then compares its A data (arbitration number) against the A data of another identical module also connected to the $\overline{\mathrm{B}}$ arbitration bus, and sets WIN high if the A data is greater than the A data of the other module (i.e., has higher priority). A8 and $\overline{\mathrm{B} 8}$ are the most-significant bits, and A 1 and $\overline{\mathrm{B} 1}$ are the least-significant bits. If OEB is high and $\overline{\mathrm{OEB}}$ is low during this operation, and the A bus of the first module wins priority, the A bus asserts its arbitration number on the $\overline{\mathrm{B}}$-arbitration bus.
AP and $\overline{\mathrm{BP}}$ are the bus-parity bits. The winning module can assert $\overline{\mathrm{BP}}$ low if its parity bit (AP) is high.
In a typical operating sequence, a Futurebus arbitration controller latches its arbitration number into the A port and waits for the results of a competition. When the competition is complete, and if the controller's arbitration number did not win, the controller reads back the current value of the $\bar{B}$ bus (by taking OEA high) and determines the winning arbitration number. This allows the module to change its arbitration number for the next competition cycle, if desired.

Pins are allocated for the four-wire IEEE Std 1149.1 (JTAG) test bus. TMS and TCK are not connected and TDI is shorted to TDO.

BIAS $\mathrm{V}_{\mathrm{CC}}$ establishes a voltage between 1.62 V and 2.1 V on the BTL outputs when $\mathrm{V}_{\mathrm{CC}}$ is not connected.
$B G V_{C C}$ and $B G$ GND are the supply inputs for the bias generator.
The SN74FB2032 is characterized for operation from $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$.

## Function Tables

| TRANSCEIVER |  |  |  |
| :---: | :---: | :---: | :---: |
| INPUTS   FUNCTION <br> OEA OEB $\overline{\text { OEB }}$  <br> $L$ $H$ $L$ $\bar{A}$ data to $B$ bus <br> $H$ $L$ $X$ $\bar{B}$ data to $A$ bus <br> $H$ $X$ $H$  <br> $H$ $H$ $L$ $\bar{A}$ data to $B$ bus, $\bar{B}$ data to $A$ bus <br> $L$ $L$ $X$ Isolation <br> $L$ $X$ $H$  |  |  |  |


| WIN |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| INPUTS |  |  |  |  |
| OEB | $\overline{\text { OEB }}$ | $\overline{\text { COMPETE }}$ | DATA <br> A1, A2 $\dagger$ |  |
| $H$ | $H$ | X | X | L |
| H | L | H | X | L |
| H | L | L | A1 < A2 | L |
| H | L | L | A2 $\leq$ A1 | H |

$\dagger$ A1 refers to the A data of Module 1 and A2 refers to the $A$ data of Module 2. If $\mathrm{LE}=\mathrm{L}, \mathrm{A}=$ current A data. If $\mathrm{LE}=\mathrm{H}, \mathrm{A}=$ the value of $\mathrm{A} 8-\mathrm{A} 1$ prior to the most recent low-to-high transition of LE.
$\overline{B P}$

| INPUTS |  |  |  | $\overline{\mathbf{B P}}$ |
| :---: | :---: | :---: | :---: | :---: |
| OEB | $\overline{\text { OEB }}$ | WIN | AP¥ |  |
| L | X | X | X | H |
| X | H | X | X | H |
| H | L | L | X | H |
| H | L | H | L | H |
| H | L | H | H | L |

$\ddagger$ If $\mathrm{LE}=\mathrm{L}, \mathrm{AP}=$ current AP data. If $\mathrm{LE}=\mathrm{H}$, $A P=$ the level of AP prior to the most recent low-to-high transition of LE.

## SN74FB2032

## 9-BIT TTL/BTL COMPETITION TRANSCEIVER

SCBS175H - NOVEMBER 1991 - REVISED SEPTEMBER 1999
functional block diagram


## absolute maximum ratings over operating free-air temperature range (unless otherwise noted) $\dagger$


recommended operating conditions (see Note 2)

|  |  |  | MIN | NOM MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$, <br> BIAS $V_{C C}$, <br> $B G V_{C C}$ | Supply voltage |  | 4.5 | 5.5 | V |
| VIH | High-level input voltage | $\overline{\mathrm{BP}}, \overline{\mathrm{B}}$ port | 1.62 | 2.3 | V |
|  |  | Except $\overline{\mathrm{B}}$ port | 2 |  |  |
| VIL | Low-level input voltage | $\overline{\mathrm{BP}}, \overline{\mathrm{B}}$ port | 0.75 | 1.47 | V |
|  |  | Except $\overline{\mathrm{B}}$ port |  | 0.8 |  |
| IIK | Input clamp current |  |  | -18 | mA |
| ${ }^{\mathrm{IOH}}$ | High-level output current | AP, WIN, A port |  | -3 | mA |
| ${ }^{\text {IOL}}$ | Low-level output current | AP, WIN, A port |  | 24 | mA |
|  |  | $\overline{\mathrm{BP}}, \overline{\mathrm{B}}$ port |  | 100 |  |
| $\mathrm{T}_{\mathrm{A}}$ | Operating free-air temperature |  | 0 | 70 | ${ }^{\circ} \mathrm{C}$ |

NOTE 2: All unused inputs of the device must be held at $\mathrm{V}_{\mathrm{CC}}$ or GND to ensure proper device operation. Refer to the Tl application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.
electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER |  | TEST CONDITIONS |  | MIN | TYP $\dagger$ MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VIK | $\overline{\mathrm{BP}}, \overline{\mathrm{B}}$ port | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$, | $\mathrm{I}=-18 \mathrm{~mA}$ |  | -1.2 | V |
|  | Except $\overline{\mathrm{BP}}, \overline{\mathrm{B}}$ port | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$, | II $=-40 \mathrm{~mA}$ |  | -0.5 |  |
| VOH | AP, WIN, A port | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ | $\mathrm{OH}=-1 \mathrm{~mA}$ |  |  | V |
|  |  |  | $\mathrm{IOH}=-3 \mathrm{~mA}$ | 2.5 | 3.3 |  |
| $\mathrm{V}_{\mathrm{OL}}$ | AP, WIN, A port | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ | $\mathrm{IOL}=20 \mathrm{~mA}$ |  |  | V |
|  |  |  | $\mathrm{IOL}=24 \mathrm{~mA}$ |  | $0.35 \quad 0.5$ |  |
|  | $\overline{\mathrm{BP}}, \overline{\mathrm{B}}$ port | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ | $\mathrm{IOL}=80 \mathrm{~mA}$ | 0.75 | 1.1 |  |
|  |  |  | $\mathrm{l} \mathrm{OL}=100 \mathrm{~mA}$ |  | 1.15 |  |
| 1 | Except $\overline{\mathrm{BP}}, \overline{\mathrm{B}}$ port | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$, | $\mathrm{V}_{1}=5.5 \mathrm{~V}$ |  | 50 | $\mu \mathrm{A}$ |
| ${ }_{1 H^{\ddagger}}$ | Except $\overline{\mathrm{BP}}, \overline{\mathrm{B}}$ port | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$, | $\mathrm{V}_{1}=2.7 \mathrm{~V}$ |  | 50 | $\mu \mathrm{A}$ |
| IIL $^{\ddagger}$ | Except $\overline{\mathrm{BP}}, \overline{\mathrm{B}}$ port | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$, | $\mathrm{V}_{1}=0.5 \mathrm{~V}$ |  | -50 | $\mu \mathrm{A}$ |
|  | $\overline{\mathrm{BP}}, \overline{\mathrm{B}}$ port | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$, | $\mathrm{V}_{\mathrm{I}}=0.75 \mathrm{~V}$ |  | -100 |  |
| IOZH | AP, WIN, A port | $\mathrm{V}_{\mathrm{CC}}=2.1 \mathrm{~V}$ to 5.5 V , | $\mathrm{V}_{\mathrm{O}}=2.7 \mathrm{~V}$ |  | 50 | mA |
| IOZL | AP, WIN, A port | $\mathrm{V}_{\mathrm{CC}}=2.1 \mathrm{~V}$ to 5.5 V , | $\mathrm{V}_{\mathrm{O}}=0.5 \mathrm{~V}$ |  | -50 | mA |
| IozPU | AP, WIN, A port | $\mathrm{V}_{\mathrm{CC}}=0 \mathrm{~V}$ to 2.1 V , | $\mathrm{V}_{\mathrm{O}}=0.5 \mathrm{~V}$ to 2.7 V |  | 50 | mA |
| IOZPD | AP, WIN, A port | $\mathrm{V}_{\mathrm{CC}}=2.1 \mathrm{~V}$ to 0 V , | $\mathrm{V}_{\mathrm{O}}=0.5 \mathrm{~V}$ to 2.7 V |  | -50 | mA |
| ${ }^{\text {IOH }}$ | $\overline{\mathrm{BP}}, \overline{\mathrm{B}}$ port | $\mathrm{V}_{\mathrm{CC}}=0$ to 5.5 V , | $\mathrm{V}_{\mathrm{O}}=2.1 \mathrm{~V}$ |  | 100 | $\mu \mathrm{A}$ |
| los§ | AP, WIN, A port | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$, | $\mathrm{V}_{\mathrm{O}}=0$ | -30 | -150 | mA |
| ICC | A port to $\bar{B}$ port | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$, | $\mathrm{I}=0$ |  | 55 | mA |
|  | $\overline{\mathrm{B}}$ port to A port |  |  |  | 65 |  |
| $\mathrm{C}_{\mathrm{i}}$ | Control Inputs | $\mathrm{V}_{\mathrm{I}}=0.5 \mathrm{~V}$ or 2.5 V |  |  | 4 | pF |
| $\mathrm{C}_{0}$ | WIN port | $\mathrm{V}_{\mathrm{O}}=0.5 \mathrm{~V}$ or 2.5 V |  |  | 8 | pF |
| $\mathrm{Cio}^{\text {o }}$ | A port | $\mathrm{V}_{\mathrm{O}}=0.5 \mathrm{~V}$ to 2.5 V |  |  | 7 | pF |
|  | $\bar{B}$ port per IEEE Std 1194.1-1991 | $\mathrm{V}_{\mathrm{CC}}=0 \mathrm{~V}$ to 5.5 V |  |  | 5 |  |

$\dagger$ All typical values are at $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
$\ddagger$ For I/O ports, the parameters $I_{I H}$ and $l_{I L}$ include the off-state output current.
§ Not more than one output should be shorted at a time, and the duration of the short circuit should not exceed one second.
live-insertion specifications over recommended operating free-air temperature range

| PARAMETER |  | TEST CONDITIONS |  |  | MIN MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ICC (BIAS V $\mathrm{CC}^{\text {) }}$ |  | $\mathrm{V}_{\mathrm{CC}}=0$ to 4.5 V | $\mathrm{V}_{\mathrm{B}}=0$ to 2 V , | $\mathrm{V}_{\mathrm{I}}\left(\mathrm{BIAS} \mathrm{V}_{\mathrm{CC}}\right)=4.5 \mathrm{~V}$ to 5.5 V | 450 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ to 5.5 V |  |  | 10 |  |
| $\mathrm{V}_{\mathrm{O}}$ | $\overline{\text { B port }}$ | $\mathrm{V}_{\mathrm{CC}}=0$, | $\mathrm{V}_{\mathrm{I}}\left(\right.$ BIAS $\left.\mathrm{V}_{\mathrm{CC}}\right)=5 \mathrm{~V}$ |  | 1.62 2.1 | V |
| Io | $\bar{B}$ port | $\mathrm{V}_{\mathrm{CC}}=0$, | $\mathrm{V}_{\mathrm{B}}=1 \mathrm{~V}$, | $\mathrm{V}_{\mathrm{I}}\left(\mathrm{BIAS} \mathrm{V}_{\mathrm{CC}}\right)=4.5 \mathrm{~V}$ to 5.5 V | -1 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{\mathrm{CC}}=0$ to 5.5 V , | $\mathrm{OEB}=0$ to 0.8 V |  | 100 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=0$ to 2.2 V , | OEB $=0$ to 5 V |  | 100 |  |

timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)

switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)

| PARAMETER |  | FROM (INPUT) | TO (OUTPUT) | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \\ & \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \end{aligned}$ |  |  | MIN | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN |  | TYP | MAX |  |  |  |
|  | tPLH |  | A or AP | $\overline{\mathrm{B}}$ or $\overline{\mathrm{BP}}$ | 2.9 | 5.2 | 6.5 | 2.7 | 7 | ns |
|  | tphL | 3 |  |  | 4.9 | 6.3 | 2.8 | 6.6 |  |  |
|  | tPLH | A | $\bar{B}_{n-1}$ | 3.1 | 5.6 | 7.4 | 2.5 | 8.4 | ns |  |
|  | tPHL |  |  | 3.4 | 5.6 | 7.4 | 3.2 | 9 |  |  |
|  | tPLH | A | $\overline{B P}$ | 4.5 | 6.6 | 8.1 | 4 | 8.9 | ns |  |
|  | tPHL |  |  | 4.1 | 6.3 | 7.7 | 3.8 | 8.4 |  |  |
|  | tPLH | $\bar{B}$ | $\overline{\mathrm{B}}_{\mathrm{n}-1}$ | 5.5 | 8.4 | 10.8 | 4.8 | 11.4 | ns |  |
|  | tPHL |  |  | 5.5 | 7.4 | 8.9 | 4.9 | 10 |  |  |
|  | tPLH | LE | $\overline{\mathrm{B}}$ or $\overline{\mathrm{BP}}$ | 3.7 | 5.6 | 6.8 | 3.4 | 7.3 | ns |  |
|  | tPHL |  |  | 3.5 | 5.1 | 6.1 | 3.1 | 6.8 |  |  |
|  | tPLH | $\overline{\mathrm{B}}$ or $\overline{\mathrm{BP}}$ | A or AP | 3 | 5.3 | 7 | 2.9 | 7.2 | ns |  |
|  | tPHL |  |  | 2.8 | 4.6 | 5.9 | 2 | 6.1 |  |  |
|  | tPLH | $\bar{B}$ | WIN | 4 | 6 | 7.2 | 3.4 | 8.2 | ns |  |
|  | tPHL |  |  | 4.2 | 6.6 | 8.6 | 3.9 | 8.9 |  |  |
|  | tPLH | A | WIN | 1.9 | 4.1 | 5.4 | 1.7 | 5.9 | ns |  |
|  | tPHL |  |  | 1.9 | 4 | 5.3 | 1.6 | 6 |  |  |
|  | tPLH | LE | WIN | 2.4 | 4.4 | 5.7 | 2.1 | 6.4 | ns |  |
|  | tPHL |  |  | 1.9 | 3.5 | 4.5 | 1.6 | 4.9 |  |  |
|  | tPLH | $\overline{\text { COMPETE }}$ | WIN | 1.6 | 3.4 | 4.5 | 1.3 | 5 | ns |  |
|  | tPHL |  |  | 1.7 | 3.4 | 4.4 | 1.5 | 4.9 |  |  |
|  | tPLH | $\overline{\mathrm{OEB}}$ | WIN | 1.7 | 3.5 | 4.7 | 1.4 | 5.4 | ns |  |
|  | tPHL |  |  | 2.2 | 3.8 | 4.7 | 2 | 5 |  |  |
|  | tPLH | COMPETE | $\overline{\text { B }}$ | 3.2 | 5.2 | 6.6 | 2.7 | 7.3 | ns |  |
|  | tPHL |  |  | 3.8 | 5.6 | 6.7 | 3.5 | 7.3 |  |  |
|  | tPLH | COMPETE | $\overline{\mathrm{BP}}$ | 3.9 | 6.2 | 7.6 | 3.8 | 7.8 | ns |  |
|  | tPHL |  |  | 3.9 | 5.7 | 7 | 3.4 | 7.8 |  |  |
|  | tPLH | OEB | $\bar{B}$ | 3.1 | 5.3 | 6.7 | 2.9 | 7.3 | ns |  |
|  | tPHL |  |  | 3.4 | 5.4 | 6.7 | 3.2 | 7.2 |  |  |
|  | tPLH | $\overline{\mathrm{OEB}}$ | $\bar{B}$ | 4.6 | 6.7 | 8.1 | 4.4 | 8.6 | ns |  |
|  | tPHL |  |  | 3.7 | 5.9 | 8.1 | 3.4 | 8.9 |  |  |
|  | tPZH | OEA | A | 2.5 | 4.3 | 6 | 2.2 | 6.3 | ns |  |
|  | tPZL |  |  | 2.2 | 3.9 | 5.3 | 2.2 | 5.8 |  |  |
|  | tPHZ | OEA | A | 1.7 | 3.4 | 4.9 | 1.3 | 5.5 | ns |  |
|  | tpLZ |  |  | 1.9 | 3.7 | 5.4 | 1.7 | 5.7 |  |  |
| tsk(p) | Pulse skew | A | $\bar{B}$ |  | 0.8 |  |  |  | ns |  |
|  |  | $\bar{B}$ | A |  | 0.5 |  |  |  |  |  |
| tsk(0) | Pulse skew | A | $\bar{B}$ |  | 0.8 |  |  |  | ns |  |
|  |  | $\bar{B}$ | A |  | 0.6 |  |  |  |  |  |
| $\mathrm{tr}_{\mathrm{r}}$ | Rise time, 1.3 | outputs |  | 1 | 2.2 | 3.2 | 1 | 3.2 | ns |  |
| $\mathrm{tf}^{\text {f }}$ | Fall time, 1.3 | utputs |  | 1 | 1.3 | 2.3 | 1 | 2.5 | ns |  |
| $\overline{\mathrm{B}}$-port input pulse rejection |  |  |  | 1 |  |  | 1 |  | ns |  |

## PARAMETER MEASUREMENT INFORMATION



NOTES: A. $C_{L}$ includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: TTL inputs: $\mathrm{PRR} \leq 10 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{r}} \leq 2.5 \mathrm{~ns}$, $\mathrm{t}_{\mathrm{f}} \leq 2.5 \mathrm{~ns} ;$ BTL inputs: $\mathrm{PRR} \leq 10 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{r}} \leq 2.5 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 2.5 \mathrm{~ns}$.
D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuits and Voltage Waveforms

## IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent Tl deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. Tl's publication of information regarding any third party's products or services does not constitute Tl's approval, warranty or endorsement thereof.

