D2831, MARCH 1984-REVISED SEPTEMBER 1987

- Contains D-type Flip-Flops with Preset and Clear, NAND, NOR, and Inverter Gates
- Package Options Include Plastic "Small Outline" Packages, Both Plastic and Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs
- Dependable Texas Instruments Quality and Reliability

description

The SN54HC7074 and SN74HC7074 are each comprised of the following sections:

Two inverters

One 2-input NOR gate

One 2-input NAND gate


Two D-type flip-flops

They perform the Boolean functions shown under the respective function table.


The D-type flip-flops are positive-edge-triggered and are functionally similar to the SN54HC74 and SN74HC74. A low level at the PRE or CLR inputs sets or resets the outputs regardless of the levels of the other inputs. When PRE and CLR are inactive (high), data at the D input meeting the setup time requirements are transferred to the outputs on the positive-going edge of the clock pulse. Clock triggering occurs at a voltage level and is not directly related to the rise time of the clock pulse. Following the hold time interval, data at the D input may be changed without affecting the levels at the outputs.

The SN54HC7074 is characterized for operation over the full military temperature range of $-55\,^{\circ}\text{C}$ to $125\,^{\circ}\text{C}$. The SN74HC7074 is characterized for operation from $-40\,^{\circ}\text{C}$ to $85\,^{\circ}\text{C}$

SN54HC7074 . . . JT PACKAGE SN74HC7074 . . . DW OR NT PACKAGE (TOP VIEW)



SN54HC7074 . . . FK PACKAGE (TOP VIEW)



NC-No internal connection


logic symbol†

1A (1)	1	(23) 1Y
2A (22)	1	(2) 2Y
3A (3)	<u>&</u>	(5)
38 (4)		(9) 3V
4PRE (7)	s	
4CLK (6)	> C1	(11) 40
4D (8)	1D	(9) 45
4CLR (10)	R	40
5PRE (17)	s	
5CLK (18)	> C2	(13) 5Q
5D (16)		/45\
1741 -	2D	(15) 5 <u>Q</u>
SCLH (20)	R	
6A (21)	>1	(19) 6Y
6B]

[†]This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagrams (positive logic)

INVERTERS




FUNCTION TABLE (EACH INVERTER)

INPUT	OUTPUT
A	Y
I	L
L	н

positive logic: Y = A

2-INPUT NAND GATE




INPUTS OUTPUT A B Y H H L L X H X L H

FUNCTION TABLE

positive logic: $Y = \overline{A \cdot B}$ or $Y = \overline{A} + \overline{B}$

Pin numbers shown are for DW, JT, and NT packages.

logic diagrams (positive logic)




FUNCTION TABLE (EACH D FLIP-FLOP)

	INF	OUT	PUTS		
PRE	CLR	CLK	D	Q	D
L	Н	Х	Х	H	L
н	L	х	Х	L	н
Ł	L	×	Х	н•	Н٩
н	н	t	Н	н	L
Н	Н	t	L	L	Н
н	Н	Ĺ	Х	α_{o}	\overline{a}^{α}

^{*}This configuration is nonstable; i.e., it will not persist when either PRE or CLR returns to the inactive (high) level.

2-INPUT NOR GATE



FUNCTION TABLE

INPL	JTS	OUTPUT
Α	В	Y
Н	Х	L
×	H ,	L
L	L	н

positive logic: $Y = \overline{A} + \overline{B}$ or $Y = \overline{A} \cdot \overline{B}$

Pin numbers shown are for DW, JT, and NT packages.



absolute maximum ratings over operating free-air temperature range[†]

Supply voltage, VCC	′ V
Input clamp current, I _I K (V _I < 0 or V _I > V _{CC})	nΑ
Output clamp current, IOK (VO < 0 or VO > VCC	nΑ
Continuous output current, Io (Vo = 0 to Vcc)	nΑ
Continuous current through VCC or GND pins	nΑ
Lead temperature 1,6 mm (1/16 in) from case for 60 s: FK or JT package 300	°C
Lead temperature 1,6 mm (1/16 in) from case for 10 s: DW or NT package 260	°C
Storage temperature range65°C to 150	°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

recommended operating conditions

		SN54HC7074		SN74HC7074			UNIT	
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT
V _{CC} Supply voltage		2	5	6	2	5	6	V
	V _{CC} = 2 V	1.5			1.5			
VIH High-level input voltage	V _{CC} = 4.5 V	3.15			3.15			V
	V _{CC} ≈ 6 V	4.2			4.2			
	V _{CC} = 2 V	0		0.3	0		0.3	
VIL Low-level input voltage	V _{CC} = 4.5 V	0		0.9	0		0.9	V
	V _{CC} = 6 V	0		1.2	0		1.2	
V _I Input voltage		0	-	Vcc	0		Vcc	>
VO Output voltage		0		Vcc	0		VCC	V
	V _{CC} = 2 V	0		1000	0		1000	
t _t Input transition (rise and fall) time:	VCC = 4.5 V	0		500	0		500	ns
	V _{CC} = 6 V	0		400	0		400	
TA Operating free-air temperature		- 55		125	-40	-	85	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS		TA = 25°C			SN54HC7074		SN74HC7074		LIBUT
	TEST CONDITIONS	vcc	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
		2 V	1.9	1.998		1.9		1.9		
	$V_I = V_{IH} \text{ or } V_{IL}, I_{OH} = -20 \mu\text{A}$	4.5 V	4.4	4.499		4.4		4.4		ı
Voн		6 ∨	5.9	5.999		5.9		5.9		٧
	VI = VIH or VIL, IOH = -4 mA	4.5 V	3.98	4.30		3.7		3.84		
	$V_I = V_{IH}$ or V_{IL} , $I_{OH} = -5.2$ mA	6 V	5.48	5.80		5.2		5.34		
		2 V		0.002	0.1	Ī	0.1		0.1	
	V _I = V _{IH} or V _{IL} , I _{OL} = 20 μA	4.5 V		0.001	0.1		0.1	}	0.1	
VOL		6 V	l	0.001	0.1		0.1	ł	0.1	V
	VI = VIH or VIL, IOL = 4 mA	4.5 V		0.17	0.26		0.4		0.33	
	VI = VIH or VIL, IOL = 5.2 mA	6 V		0.15	0.26		0.4	[0.33	
1	VI = VCC or 0	6 V		± 0.1	± 100		± 1000	:	± 1000	nΑ
lcc	V ₁ = V _{CC} or 0, I _O = 0	6 V			4		80		40	μΑ
c _i		2 to 6 V		3	10		10	1	10	ρF

timing requirements for each D-type flip-flop over recommended operating free-air temperature range (unless otherwise noted)

			TA - 25°C S		SN54H	IC7074	SN74H	IC7074	UNIT	
			VCC	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
			2 V	0	5.5	0	3.7	0	4.5	
f _{clack} Clock frequency		4.5 V	0	28	0	19	0	22	MHz	
			6 V	0	31	0	21	0	25	
	tw Pulse duration	CLK high	2 V	90		135		110		
		or	4.5 V	18		26		23		
		CLR low	6 V	16		24		20	l	ns
t _W	ruise duration	PRE low	2 V	100		150		125		
		or	4.5 V	20		30		25		
		CLR low	6 V	17		25		21		
			2 V	100		150		125		
		Data	4.5 V	20		30		25		
	Setup time	İ	6 V	17		25		21		
tsu	before CLK1	PRE high	2 V	25		38	,	31		ns
		or	4.5 V	5		8		6		
		PRE low	6 V	4		7		5		
			2 V	5		5		5		
th	Hold time, data after C	LK1	4.5 V	5		5		5		ns
			6 V	5		5		5		

switching characteristics for each D-type flip-flop over recommended operating free-air temperature range (unless otherwise noted), $C_L = 50$ pF (see Note 1)

PARAMETER	FROM	то	то	T,	TA - 25°C		SN54HC7074		SN74HC7074		
PANAMETER	(INPUT)	(OUTPUT)	VCC	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
			2 V	5.5	10	•	3.7		4.5		-,
f _{max}			4.5 V	28	50		19		22	ĺ	MHz
			6 V	31	60		21		25		
			2 V		45	175		263		219	
tpd	CLK	Q or Q	4.5 V		15	35	İ	53		44	ns
			6 V		13	30		45		38	
	PRE		2 V		45	230		345		288	
t _{pd}	or	Q or Q	4.5 V		15	46		69		58	ns
	CLR		6 V		13	39	ļ	59		49	

Cpd	Power dissipation capacitance per flip-flop	No load, TA = 25°C	40 pF typ

NOTE 1: Load circuit and voltage waveforms are shown in Section 1.

switching characteristics for gates and inverters over recommended operating free-air temperature range (unless otherwise noted), C_L = 50 pF (see Note 1)

PARAMETER	FROM	τo	V	TA = 25°C		SN54HC7074		SN74HC7074			
(INI	(INPUT)	(OUTPUT)	vcc	MiN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
			2 V		24	90		135	l	115	
^t pd	A or B	Y	4.5 V		9	18		27		23	пs
	~~~ <u>~</u>		6 V		7	15		23		20	
			2 V		38	75		110		95	
tt		Y	4.5 V		8	15		22		19	ns
			6 V		6	13		19		16	

<u> </u>	Power dissipation capacitance per NAND or NOR gate	N	27 pF typ
⊃pd	Power dissipation capacitance per inverter	No load, T _A = 25°C	20 pF typ

NOTE 1: Load circuit and voltage waveforms are shown in Section 1.

#### TYPICAL APPLICATION DATA




FIGURE 1. CLOCK AND RESET GENERATION FOR MICROPROCESSOR-BASED SYSTEM

#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1999, Texas Instruments Incorporated