### SN74LV8153 SERIAL-TO-PARALLEL INTERFACE

SCLS555 - JUNE 2004

### **DESCRIPTION**


The SN74LV8153 is a serial-to-parallel data converter. It accepts serial input data and outputs 8-bit parallel data.

The automatic data-rate detection feature of the SN74LV8153 eliminates the need for an external oscillator and helps with cost and board real-estate savings.

The OUTSEL pin is used to choose between open collector and push-pull outputs. The open-collector option is suitable when this device is used in applications such as LED interface, where high drive current is required. SOUT is the output that acknowledges reception of the serial data.

To ensure the high-impedance state during power up or power down,  $\overline{\text{OE}}$  should be tied to  $V_{\text{CC1}}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

#### N OR PW PACKAGE (TOP VIEW)



## FUNCTION TABLE (each buffer)

	INPUT	OUTPUT	OUTPUT		
OUTSEL	RESET	OE	Dn	Yn	STRUCTURE
L	Н	L	Н	L	
L	Н	L	L	Н	On an asllantan
L	X	Н	X	Н	Open collector
L	L	Χ	Χ	Н	
Н	Н	L	Н	Н	
Н	Н	L	L	L	Buch pull
Н	X	Н	Χ	Z	Push-pull
Н	L	L	X	L	

In the open-collector mode (OUTSEL = L), the outputs are inverted, e.g., Y1 = I, when D1 = H

### **FEATURES**


- Single-Wire Serial Data Input
- Compatible With UART Serial-Data Format
- Up to Eight Devices (64-Bit Parallel) Can Share the Same Bus by Using Different Combinations of A0, A1, A2
- Up to 40 mA Current Drive in Open-Collector Mode for Driving LEDs
- Outputs Can be Configured as Open-Collector or Push-Pull
- Internal Oscillator and Counter for Automatic Data-Rate Detection
- Output Levels Are Referenced to V<sub>CC2</sub> and Can Be Configured From 3 V to 12 V
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- ESD Protection Exceeds JESD 22
  - 2000-V Human-Body Model (A114-A)
  - 1000-V Charged-Device Model (C101)

# SUMMARY OF RECOMMENDED OPERATING CONDITIONS

PARAMETER	
V <sub>CC1</sub>	3 V to 5.5 V
V <sub>CC2</sub>	3 V to 13.2 V
lOL	40 mA @ V <sub>CC2</sub> = 4.5 V (open-collector mode)
ЮН	-24 mA @ V <sub>CC2</sub> = 12 V (push-pull mode)
Maximum Data Rate	24 Kbps



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.





### **ORDERING INFORMATION**

TA	PACKAGE(1)		ORDERABLE PART NUMBER	TOP-SIDE MARKING
	PDIP – N	Tube	SN74LV8153N	SN74LV8153N
-40°C to 85°C	TSSOP – PW	Tube	SN74LV8153PW	11/0452
	1330F - FVV	Tape and reel	SN74LV8153PWR	LV8153

<sup>(1)</sup> Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.


#### PIN DESCRIPTION

PIN#	PIN NAME	I/O	PIN FUNCTION
1	VCC1		Power-supply pin (all inputs and outputs except for Y0-Y7)
2-4	A0, A1, A2	In	The address pins are used to program the address of the device and allow up to eight devices to share the same bus.
5	D	In	Serial data input
6	OUTSEL	In	Choose between open-collector and push-pull type outputs (Y0-Y7).
7	RESET	In	Initialize register status
8	OE	In	Force Y0-Y7 to Hi-Z
9	SOUT	Out	Outputs a pulse when latch data is changed. Supplied by V <sub>CC1</sub> .
12-19	Y0-Y7	Out	Push-pull or open collector parallel data outputs. Supplied by V <sub>CC2</sub> .
20	V <sub>CC2</sub>		Power-supply pin for outputs (Y0-Y7). V <sub>CC2</sub> can range from 3 V to 13.2 V.

SCLS555 - JUNE 2004

### data transmission protocol

- The serial data should be sent as 2START-3ADDRESS-4DATA-1STOP. Two consecutive serial-data frames transmit 8 bits of data. The first frame includes the lower four bits of data (D0-D3), and the second frame includes the upper four bits (D4-D7).
- The three address bits (in the consecutive frame) must be the same as those in the first frame;
   otherwise, the data will be dropped.
- The order of the two start bits must be 0, then 1 in any frame; otherwise, the data rate will not be detected correctly. The period between the falling edge of the first start bit (ST0) and the rising edge of the second start bit (ST1) is measured to generate an internal-clock synchronized data stream.




<sup>(1)</sup>Internal clock cannot be observed.

<sup>(2)</sup>D0 is LSB and D7 is MSB. The data stream should be LSB first.



### logic diagram



### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)(1)

Supply voltage range, V <sub>CC1</sub>	–0.5 V to 7 V
Supply voltage range, V <sub>CC2</sub>	
Input voltage range, $V_1^{(2)}$	–0.5 V to 7 V
Voltage range applied to any output in the high or low state, V <sub>O</sub> (SOUT)(2)(3)	$-0.5 \text{ V to V}_{\text{CC1}} + 0.5 \text{ V}$
Voltage range applied to any output in the high-impedance	
or power-off state, V <sub>O</sub> (SOUT) <sup>(2)</sup>	
Voltage range, applied to any output in the high or low state, $V_O$ (Y0-Y7)(2)(3)	-0.5 V to V <sub>CC2</sub> + 0.5 V
Voltage range applied to any output in the high-impedance	
or power-off state, V <sub>O</sub> (Y0-Y7) <sup>(2)</sup>	–0.5 V to 14.5 V
Input clamp current, $I_{ K }(V_{ } < 0)$	–20 mA
Output clamp current, I <sub>OK</sub> (V <sub>O</sub> < 0)	–50 mA
Continuous output current, $I_O$ ( $V_O = 0$ to $V_{CC}$ )	25 mA
Continuous current, I <sub>O</sub> (OUTSEL = L, Y0-Y7 = L)	60 mA
Package thermal impedance, θ <sub>JA</sub> <sup>(4)</sup> : N package	69°C/W
PW package	83°C/W
Storage temperature range, T <sub>stg</sub>	–65°C to 150°C

<sup>(1)</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

<sup>(1)</sup> The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

<sup>(2)</sup> The value of VCC is provided in the recommended operating operating condition table.

<sup>(3)</sup> The package thermal impedance is calculated in accordance with JESD 51-7.



SCLS555 - JUNE 2004

## $recommended\ operating\ conditions \ ^{(1)}$

				V <sub>CC1</sub>	V <sub>CC2</sub>	MIN	MAX	UNIT
VCC1	Supply voltage					3	5.5	V
V <sub>CC2</sub>	Supply voltage			3	13.2	V		
.,				3 V	3 V	V <sub>CC</sub> ×0.7		.,
$V_{IH}$	High-level input voltage			4.5 V	4.5 V	V <sub>CC</sub> ×0.7		V
17	Law lavel input valtage			3 V	3 V		$V_{CC} \times 0.3$	V
$V_{IL}$	Low-level input voltage			4.5 V	4.5 V		$V_{CC} \times 0.3$	V
٧ <sub>I</sub>	Input voltage				0	5.5	V	
.,				4.5 V	4.5 V	0	5.5	
VO	O Output voltage				12 V	0	13.2	V
				3 V	3 V		-2	
		Yn	OUTSEL = H	4.5 V	4.5 V		-8	mA
lOH	High-level output current			4.5 V	12 V		-24	
		COLIT		3 V	3 V		-4	A
		SOUT		4.5 V	4.5 V		-8	mA
			OUTOF! !!	3 V	3 V		2	
		V	OUTSEL = H	4.5 V	4.5 V		8	
1	Lave lavel autout aumant	Yn	OUTOFI	3 V	3 V		20	A
IOL	Low-level output current		OUTSEL = L	4.5 V	4.5 V		40	mA
		SOUT		3 V	3 V		4	
				4.5 V	4.5 V		8	
TA	Operating free-air temperature					-40	85	°C

<sup>(1)</sup> All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.





### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETE	R	TEST CONDITIO	V <sub>CC1</sub>	V <sub>CC2</sub>	MIN	TYP	MAX	UNIT	
V <sub>T+</sub>			3.3 V	3.3 V			2.31		
Positive-going input voltage	threshold	All inputs		5 V	5 V			3.5	V
V <sub>T-</sub>	dhaa ah ah d			3.3 V	3.3 V	0.99			.,
Negative-going input voltage	tnresnoid	All inputs		5 V	5 V	1.5			V
ΔVT				3.3 V	3.3 V	0.33		1.32	
Hysteresis (V <sub>T+</sub> - V <sub>T-</sub>	)	All inputs		5 V	5 V	0.5		2	V
		I <sub>OH</sub> = −2 mA		3 V	3 V	2.38			
	Yn	I <sub>OH</sub> = -8 mA		4.5 V	4.5 V	3.8			
Voн		$I_{OH} = -24 \text{ mA}$		4.5 V	12 V	11			V
_	2011	I <sub>OH</sub> = -4 mA	3 V	3 V	2.38				
	SOUT	I <sub>OH</sub> = -8 mA	4.5 V	4.5 V	3.8				
		I <sub>OL</sub> = 2 mA (OUTSEL = H)		3 V	3 V			0.44	
	Yn	I <sub>OL</sub> = 8 mA (OUTSEL = H)		4.5 V	4.5 V			0.44	
VOL		I <sub>OL</sub> = 40 mA (OUTSEL = L)		4.5 V	4.5 V			0.5	V
_	2011	I <sub>OL</sub> = 4 mA		3 V	3 V			0.44	
	SOUT	I <sub>OL</sub> = 8 mA		4.5 V	4.5 V			0.44	
lį		V <sub>I</sub> = 5.5 V or GND		0 to 5.5 V				±1	μΑ
loz		VO = VCC or GND (OUTSEL	5.5 V	5.5 V			±5	μΑ	
ІОН	I <sub>OH</sub> V <sub>O</sub> = 12 V (OUTSEL = L)			5.5 V	5.5 V			5	μΑ
lcc	$V_{I} = V_{CC}$ or GND, $I_{O} = 0$ OUTSEL = H OUTSEL = L			5.5 V	5.5 V			5 20	mA
I <sub>off</sub> (except \$	SOUT)	$V_{I}$ or $V_{O} = 0$ to 5.5 V, $V_{CC} =$	0	0			±50	μΑ	
Ci	<u> </u>	V <sub>I</sub> = V <sub>CC</sub> or GND		5 V	5 V		5		pF

# switching characteristics over recommended operating free-air temperature range, $V_{CC1} = V_{CC2} = 3.3 \text{ V} \pm 0.3 \text{ V}$ (unless otherwise noted) (see Figures 1 and 2)

DADAMETER	FROM	FROM TO		T <sub>A</sub> = 25°C			BAINI	MAY	
PARAMETER	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	UNIT
	D7	Υ			Pw/2	(1)			
t <sub>read</sub>	D7	SOUT	]		Pw/2	(1)			
<sup>t</sup> pd	RESET	Υ						200	ns
	OE(2)	Y	C <sub>L</sub> = 50 pF					200	
t <sub>en</sub>	<u>OE</u> (3)	Υ						200	ns
<sup>t</sup> dis	<u>OE</u> (3)	Y	]					200	ns
t <sub>W</sub>		SOUT			Pw	(4)			ns
Data rate							2	24	Kbps

<sup>(1)</sup> The t<sub>pd</sub> is dependent on the data pulse width (Pw), and Y outputs are changed after one-half of Pw, because the internal clock is synchronized at the middle of the data pulse. Not tested, but specified by design.
(2) When outputs are open collector (OUTSEL = L)

<sup>(3)</sup> When outputs are push-pull (OUTSEL = H)

<sup>(4)</sup> SOUT goes low when the data is received correctly and maintains a low level for one data-pulse period. Not tested, but specified by design.



SCLS555 - JUNE 2004

# switching characteristics over recommended operating free-air temperature range, $V_{CC1}$ = $V_{CC2}$ = 5 V $\pm$ 0.5 V (unless otherwise noted) (see Figures 1 and 2)

DADAMETER	FROM	то	LOAD	Т	A = 25°C		MINI	MAY	LINUT
PARAMETER	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN MAX		UNIT
	D7	Y			Pw/2	(1)			
	D7	SOUT			Pw/2	(1)			
<sup>t</sup> pd	RESET	Y						150	ns
	<u>OE</u> (2)	Y	C <sub>L</sub> = 50 pF					150	
t <sub>en</sub>	<u>OE</u> (3)	Υ	3 <u>C</u> 33 F.					150	ns
<sup>t</sup> dis	<u>OE</u> (3)	Y						150	ns
t <sub>W</sub>		SOUT			Pw	(4)			ns
Data rate							2	24	Kbps

<sup>(1)</sup> The t<sub>pd</sub> is dependent on the data pulse width (Pw), and Y outputs are changed after one-half of Pw, because the internal clock is synchronized at the middle of the data pulse. Not tested, but specified by design.


<sup>(2)</sup> When outputs are open collector (OUTSEL = L)

<sup>(3)</sup> When outputs are push-pull (OUTSEL = H)


<sup>(4)</sup> SOUT goes low when the data is received correctly and maintains a low level for one data-pulse period. Not tested, but specified by design.




# PARAMETER MEASUREMENT INFORMATION (PUSH-PULL OUTPUT)



TEST	<b>S</b> 1
tPLH/tPHL	Open
tPLZ/tPZL	V <sub>CC1</sub>
tPHZ/tPZH	GND



VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES
INVERTING AND NONINVERTING OUTPUTS



VOLTAGE WAVEFORMS ENABLE AND DISABLE TIMES LOW- AND HIGH-LEVEL ENABLING


NOTES: A. C<sub>I</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics:  $Z_O = 50 \Omega$ ,  $t_f \le 3$  ns.
- D. The outputs are measured one at a time, with one input transition per measurement.
- E. tpLz and tpHz are the same as tdis.
- F. tpzI and tpzH are the same as ten.
- G. tpHL and tpLH are the same as tpd.
- H. All parameters and waveforms are not applicable to all devices.

Figure 1. Load Circuit and Voltage Waveforms



# PARAMETER MEASUREMENT INFORMATION (OPEN-COLLECTOR OUTPUT)



NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

- B. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1 MHz,  $Z_O = 50 \Omega$ ,  $t_\Gamma \leq 3$  ns,  $t_f \leq$
- C. The outputs are measured one at a time, with one input transition per measurement.
- D.  $t_{PHL}$  and  $t_{PLH}$  are the same as  $t_{pd}$ .

Figure 2. Load Circuit and Voltage Waveforms





.com 14-Nov-2005

#### **PACKAGING INFORMATION**

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp <sup>(3)</sup>
SN74LV8153N	ACTIVE	PDIP	N	20	20	Pb-Free (RoHS)	CU NIPDAU	Level-NC-NC-NC
SN74LV8153NE4	ACTIVE	PDIP	N	20	20	Pb-Free (RoHS)	CU NIPDAU	Level-NC-NC-NC
SN74LV8153PW	ACTIVE	TSSOP	PW	20	70	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LV8153PWE4	ACTIVE	TSSOP	PW	20	70	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LV8153PWR	ACTIVE	TSSOP	PW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LV8153PWRE4	ACTIVE	TSSOP	PW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS) or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## N (R-PDIP-T\*\*)

### PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.



### PW (R-PDSO-G\*\*)

### 14 PINS SHOWN

### PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2005, Texas Instruments Incorporated