SCBS684C - MARCH 1997 - REVISED APRIL 1999

● Members of the Texas Instruments <i>Widebus</i> ™ Family	SN54LVTH16240 WD PACKAGE SN74LVTH16240 DGG OR DL PACKAGE (TOP VIEW)
 State-of-the-Art Advanced BiCMOS Technology (ABT) Design for 3.3-V Operation and Low Static-Power Dissipation 	10E 1 48 20E 1Y1 2 47 1A1 1Y2 3 46 1A2
 Support Mixed-Mode Signal Operation	GND [4 45] GND
(5-V Input and Output Voltages With	1Y3 [5 44] 1A3
3.3-V V _{CC})	1Y4 [6 43] 1A4
 Support Unregulated Battery Operation	V _{CC} [7 42] V _{CC}
Down to 2.7 V	2Y1 [8 41] 2A1
 Typical V_{OLP} (Output Ground Bounce) < 0.8 V at V_{CC} = 3.3 V, T_A = 25°C 	2Y2 [9 40] 2A2 GND [10 39] GND
 I_{off} and Power-Up 3-State Support Hot	2Y3 11 38 2A3
Insertion	2Y4 12 37 2A4
 Bus Hold on Data Inputs Eliminates the	3Y1 13 36 3A1
Need for External Pullup/Pulldown	3Y2 14 35 3A2
Resistors	GND 15 34 GND
 Distributed V_{CC} and GND Pin Configuration Minimizes High-Speed Switching Noise 	3Y3
 Flow-Through Architecture Optimizes PCB	4Y1 [19 30] 4A1
Layout	4Y2 [20 29] 4A2
 Latch-Up Performance Exceeds 500 mA Per	GND 21 28 GND
JESD 17	4Y3 22 27 4A3
ESD Protection Exceeds 2000 V Per	4Y4 23 26 4A4

- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Package Options Include Plastic Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages and 380-mil Fine-Pitch Ceramic Flat (WD) Package Using 25-mil Center-to-Center Spacings

description

These 16-bit buffers/drivers are designed specifically for low-voltage (3.3-V) V_{CC} operation, but with the capability to provide a TTL interface to a 5-V system environment.

The 'LVTH16240 devices are designed specifically to improve both the performance and density of 3-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters.

The devices can be used as four 4-bit buffers, two 8-bit buffers, or one 16-bit buffer. The devices provide inverting outputs and symmetrical active-low output-enable (\overline{OE}) inputs.

When V_{CC} is between 0 and 1.5 V, the devices are in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 1.5 V, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus is a trademark of Texas Instruments Incorporated

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1999, Texas Instruments Incorporated

25 🛛 30E

40E || 24

description (continued)

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

These devices are fully specified for hot-insertion applications using I_{off} and power-up 3-state. The I_{off} circuitry disables the outputs, preventing damaging current backflow through the devices when they are powered down. The power-up 3-state circuitry places the outputs in the high-impedance state during power up and power down, which prevents driver conflict.

The SN54LVTH16240 is characterized for operation over the full military temperature range of -55° C to 125° C. The SN74LVTH16240 is characterized for operation from -40° C to 85° C.

FUNCTION TABLE (each 4-bit buffer)							
INPUTS OUTPUT							
OE	Α	Y					
L	Н	L					
L	L	Н					
н	х	Z					


logic symbol[†]

					1	
1 <mark>0E</mark>	1	EN1				
2 <mark>0E</mark>	48	EN2				
3 <mark>0E</mark>	25	EN3				
4 <u>0E</u>	24	EN4				
40E						
1A1	47	┎┺━━	1	1 ▽	2	1Y1
1A2	46	<u>}</u>		IV	3	1Y2
1A3	44				5	1Y3
1A3	43				6	1Y4
	41	}	1	2 ▽	8	
2A1	40			2 ∨	9	2Y1
2A2	38	1			11	2Y2
2A3	37	1			12	2Y3
2A4	36	1			13	2Y4
3A1	35	1	1	3 ▽	14	3Y1
3A2	33	1			16	3Y2
3A3	32	1			17	3Y3
3A4	30				19	3Y4
4A1	29		1	4 ▽	20	4Y1
4A2	27				20	4Y2
4A3					<u> </u>	4Y3
4A4	26				23	4Y4

[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.



logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V _{CC}	
Input voltage range, V _I (see Note 1)	–0.5 V to 7 V
Voltage range applied to any output in the high-impedance	
or power-off state, V _O (see Note 1)	–0.5 V to 7 V
Voltage range applied to any output in the high state, V _O (see Note 1)	\ldots –0.5 V to V _{CC} + 0.5 V
Current into any output in the low state, I _O : SN54LVTH16240	96 mA
SN74LVTH16240	128 mA
Current into any output in the high state, I _O (see Note 2): SN54LVTH16240	48 mA
SN74LVTH16240	64 mA
Input clamp current, I _{IK} (V _I < 0)	–50 mA
Output clamp current, I_{OK} (V _O < 0)	
Package thermal impedance, θ_{JA} (see Note 3): DGG package	
DL package	
Storage temperature range, T _{stg}	

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

2. This current flows only when the output is in the high state and $V_{O} > V_{CC}$.

3. The package thermal impedance is calculated in accordance with JESD 51.



SCBS684C - MARCH 1997 - REVISED APRIL 1999

recommended operating conditions (see Note 4)

			SN54LVT	H16240	SN74LVTI	H16240	UNIT
			MIN	MAX	MIN	MAX	UNIT
V _{CC}	Supply voltage		2.7	3.6	2.7	3.6	V
VIH	High-level input voltage		2	M	2		V
VIL	Low-level input voltage			0.8		0.8	V
VI	Input voltage		ć	5.5		5.5	V
ЮН	High-level output current		6	-24		-32	mA
IOL	Low-level output current		50%	48		64	mA
$\Delta t/\Delta v$	Input transition rise or fall rate	Outputs enabled	00	10		10	ns/V
$\Delta t / \Delta V_{CC}$	Power-up ramp rate		Q 200		200		μs/V
ТА	Operating free-air temperature		-55	125	-40	85	°C

NOTE 4: All unused control inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas instruments reserves the right to change or discontinue these products without notice.



SCBS684C - MARCH 1997 - REVISED APRIL 1999

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST C	ONDITIONS		4LVTH16			LVTH16		UNIT		
				MIN	түр†	MAX	MIN	түр†	MAX			
VIK		V _{CC} = 2.7 V,	lj = -18 mA			-1.2			-1.2	V		
		V_{CC} = 2.7 V to 3.6 V,	I _{OH} = −100 μA	V _{CC} -0	.2		V _{CC} -0.	2				
VOH		V _{CC} = 2.7 V,	I _{OH} = -8 mA	2.4			2.4			v		
vОН		$V_{CC} = 3 V$	I _{OH} = -24 mA	2						v		
			I _{OH} = -32 mA				2					
		V _{CC} = 2.7 V	I _{OL} = 100 μA			0.2			0.2			
		VCC = 2.7 V	I _{OL} = 24 mA			0.5			0.5			
Ve			I _{OL} = 16 mA			0.4			0.4	v		
VOL		$\lambda = -2\lambda $	I _{OL} = 32 mA			0.5			0.5	v		
		V _{CC} = 3 V	I _{OL} = 48 mA			0.55						
			I _{OL} = 64 mA						0.55			
		V _{CC} = 0 or 3.6 V,	V _I = 5.5 V			10			10			
1.	Control inputs	V _{CC} = 3.6 V,	$V_I = V_{CC} \text{ or } GND$			<u>+1</u>			±1			
"	Detainmete		$V_{I} = V_{CC}$		E.	1			1	μA		
	Data inputs	V _{CC} = 3.6 V	V _I = 0		PR-	-5			-5			
loff		$V_{CC} = 0,$	$V_{I} \text{ or } V_{O} = 0 \text{ to } 4.5 \text{ V}$		6				±100	μA		
		Vac = 3 V	V _I = 0.8 V	75	20		75					
	Data inputs	V _{CC} = 3 V	V ₁ = 2 V	-75	0		-75			μA		
l(hold)	Data inputs	V _{CC} = 3.6 V [‡] ,	$V_{ } = 0 \text{ to } 3.6 \text{ V}$	Q					500 -750	μΛ		
IOZH		V _{CC} = 3.6 V,	$V_{O} = 3 V$			5			5	μΑ		
IOZL		V _{CC} = 3.6 V,	$V_{O} = 0.5 V$			-5			-5	μΑ		
IOZPU		$\frac{V_{CC}}{OE} = 0$ to 1.5 V, V _O = OE = don't care	0.5 V to 3 V,			±100*			±100	μΑ		
IOZPD		$\frac{V_{CC}}{OE}$ = 1.5 V to 0, V _O = OE = don't care	0.5 V to 3 V,			±100*			±100	μΑ		
		V _{CC} = 3.6 V,	Outputs high			0.19			0.19			
ICC		$I_{O} = 0,$	Outputs low		5				5	mA		
		$V_I = V_{CC}$ or GND	Outputs disabled		0.1							
∆ICC§		$V_{CC} = 3 V$ to 3.6 V, On Other inputs at V_{CC} or				0.2			0.2	mA		
Ci		V _I = 3 V or 0			4			4		pF		
Co		V _O = 3 V or 0			9			9		pF		

* On products compliant to MIL-PRF-38535, this parameter is not production tested.

[†] All typical values are at V_{CC} = 3.3 V, T_A = 25°C.

[‡] This is the bus-hold maximum dynamic current. It is the minimum overdrive current required to switch the input from one state to another.

\$ This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.



SN54LVTH16240, SN74LVTH16240 3.3-V ABT 16-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS SCBS684C - MARCH 1997 - REVISED APRIL 1999


switching characteristics over recommended operating free-air temperature range, C_L = 50 pF (unless otherwise noted) (see Figure 1)

			SN54LVTH16240					SN74LVTH16240					
PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = ± 0.3		V _{CC} =	2.7 V	۷ ₀	CC = 3.3 ± 0.3 V	V	V _{CC} =	2.7 V	UNIT	
			MIN	MAX	MIN	MAX	MIN	түр†	MAX	MIN	MAX		
^t PLH	А	Y	1	3.6	M	4.1	1	2.2	3.5		4	ns	
^t PHL	A	I	1	3.6	311	4.1	1	2.7	3.5		4	115	
^t PZH	OE	Y	1	4.2	PE PE	5.1	1	2.6	4		4.9	ns	
^t PZL	ÛE	1	1.1	4.6	y ,	4.8	1.2	2.6	4.4		4.6	115	
^t PHZ	OE	Y	1.9	4.7		5.2	2	3.4	4.5		5	ns	
^t PLZ	UE	ſ	1.9	4.4		4.5	2	3.2	4.2		4.2	115	
^t sk(o)				2					0.5		0.5	ns	

[†] All typical values are at V_{CC} = 3.3 V, T_A = 25°C.



SCBS684C - MARCH 1997 - REVISED APRIL 1999



PARAMETER MEASUREMENT INFORMATION

NOTES: A. CL includes probe and jig capacitance.

B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.

C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_r \leq 2.5 ns, t_f \leq 2.5 ns. D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
74LVTH16240DGGRE4	ACTIVE	TSSOP	DGG	48	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVTH16240DGGR	ACTIVE	TSSOP	DGG	48	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVTH16240DL	ACTIVE	SSOP	DL	48	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVTH16240DLG4	ACTIVE	SSOP	DL	48	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVTH16240DLR	ACTIVE	SSOP	DL	48	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVTH16240DLRG4	ACTIVE	SSOP	DL	48	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS) or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details. TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

MECHANICAL DATA

MSSO001C - JANUARY 1995 - REVISED DECEMBER 2001

PLASTIC SMALL-OUTLINE PACKAGE

48 PINS SHOWN

DL (R-PDSO-G**)



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).

D. Falls within JEDEC MO-118



MECHANICAL DATA

MTSS003D - JANUARY 1995 - REVISED JANUARY 1998

DGG (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

48 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold protrusion not to exceed 0,15.
- D. Falls within JEDEC MO-153



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address:

Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2005, Texas Instruments Incorporated