

- Controls 32 Electrodes
- 80-V (Ramped VCC2) Totem-Pole Outputs
- Low CMOS Stand-By Power Consumption
- Energy Recovery System Compatible
- 15-mA Source and Sink Compatibility
- High-Speed Serially-Shifted Data Input


description

The SN65559, SN65560, SN75559, and SN75560 are monolithic BIFET[†] integrated circuits designed to provide the serial-to-parallel conversion and level translation of data in a matrix-addressable electroluminescent display. The device inputs are diode-clamped CMOS inputs. The SN65560 and SN75560 output sequences are reversed from the SN65559 and SN75559 for ease in printed circuit board layout.

These column drivers consist of a 32-bit static shift register, 32 latches, and 32 high-voltage outputs. Serial data is entered into the shift register on the low-to-high transition of the clock signal. A logic high signal on the Latch Enable input transfers the data from the shift register to the latches while the VCC2 bus is low. Once stable in the latch circuits, the VCC2 rail is ramped up to allow the data to appear at the high-voltage outputs. By limiting VCC2 to a maximum of 80 volts, these devices may be safely operated in a non-ramped VCC2 mode. Drivers may be cascaded via the serial data output of the static shift register. This output is not affected by the Latch Enable input.

The SN65559 and SN65560 are characterized for operation from -40°C to 85°C. The SN75559 and SN75560 are characterized for operation from 0°C to 70°C.

SN65559, SN75559
N DUAL-IN-LINE PACKAGE
(TOP VIEW)




T-52-13-05

3

Display Drivers

SN65559, SN75559 ... FN PACKAGE
(TOP VIEW)



NC—No internal connection

ADVANCE INFORMATION

[†]BIFET—Bipolar, double-diffused, N-channel and P-channel MOS transistors on the same chip—Patented Process

ADVANCE INFORMATION documents contain information on new products in the sampling or preproduction phase of development. Characteristic data and other specifications are subject to change without notice.



POST OFFICE BOX 655012 • DALLAS, TEXAS 75265


Copyright © 1986, Texas Instruments Incorporated

SN65559, SN65560, SN75559, SN75560
ELECTROLUMINESCENT DISPLAY COLUMN DRIVERS


**ADVANCE
 INFORMATION**

T-52-13-05

SN65560, SN75560
N DUAL-IN-LINE PACKAGE
 (TOP VIEW)




SN65560, SN75560 ... FN PACKAGE
 (TOP VIEW)




NC—No internal connection

logic symbols†

SN65559, SN75559



SN65560, SN75560



† These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for N packages.

Display Drivers

ADVANCE INFORMATION

FUNCTION TABLE


| FUNCTION | CONTROL INPUTS | | SHIFT REGISTERS R1 THRU R32 | LATCHES LC1 THRU LC32 | OUTPUTS | |
|----------|----------------|------------------|--------------------------------|----------------------------|----------------|----------------------------|
| | CLOCK | LATCH ENABLE† | | | SERIAL R32‡ | Q1 THRU Q32 |
| LOAD | ↑ Not | X X | Load and Shift No change | Determined by Latch Enable | R32‡ | LC1 thru LC32 respectively |
| LATCH | X X | L H | As determined above | Stored data New data | R32 R32 | LC1 thru LC32 respectively |

H = high level; L = low level; X = irrelevant; ↑ = low-to-high-level transition

†New data enters the latches while Latch Enable is high. These data are stored while Latch Enable is low.


‡R32 and the serial output take on the state of R30 . . . R2 takes on the state of R1 and R1 takes on the state of the data input.

logic diagram (positive logic)




T-52-13-05

typical operating sequence



schematic of inputs and outputs



Display Drivers

ADVANCE INFORMATION

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

| | |
|--|-------------------|
| Supply voltage, V_{CC1} (see Note 1) | 18 V |
| Supply voltage, V_{CC2} | 90 V |
| Input voltage, V_I | $V_{CC1} + 0.3$ V |
| Continuous total dissipation at (or below) 25°C free-air temperature (see Note 2): | |
| N package | 1250 mW |
| FN package | 1700 mW |
| Operating free-air temperature range: SN65559, SN65560 | -40°C to 85°C |
| SN75559, SN75560 | 0°C to 70°C |
| Storage temperature range | -65°C to 150°C |
| Case temperature for 10 seconds: FN package | 260°C |
| Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds: N package | 260°C |

- NOTES: 1. Voltage values are with respect to network ground terminal.
 2. For operation above 25°C free-air temperature, derate the N package linearly at the rate of 10 mW/°C and the FN package at the rate of 13.6 mW/°C.

recommended operating conditions

| | MIN | NOM | MAX | UNIT | |
|---|--------------------|-----|-------|------------|----|
| Supply voltage, V_{CC1} | 10.8 | 12 | 15 | V | |
| Supply voltage, V_{CC2} | 0 | | 80 | V | |
| High-level input voltage, V_{IH} (see Figure 1) | $V_{CC1} = 10.8$ V | | 8.1 | 11.1 | V |
| | $V_{CC1} = 15$ V | | 11.25 | 15.3 | V |
| Low-level input voltage, V_{IL} (see Figure 1) | $V_{CC1} = 10.8$ V | | -0.3 | 2.7 | V |
| | $V_{CC1} = 15$ V | | -0.3 | 3.75 | V |
| High-level Q output current, I_{QH} | -15 | | | mA | |
| Low-level Q output current, I_{QL} | 15 | | | mA | |
| Q output clamp current, I_{QK} | | | 20 | mA | |
| Clock frequency, f_{clock} | 0 | | 8 | MHz | |
| Pulse duration, clock high, $t_w(\text{CLK})$ | 82 | | | ns | |
| Pulse duration, latch enable high, $t_w(\text{LE})$ | 82 | | | ns | |
| Setup time, data before clock 1, t_{SU} | 20 | | | ns | |
| Hold time, data after clock 1, t_H | 50 | | | ns | |
| Rate of rise of V_{CC2} , dv/dt (see Figure 4) | | | 80 | V/ μ s | |
| Operating free-air temperature, T_A | SN65559, SN65560 | | -40 | 85 | °C |
| | SN75559, SN75560 | | 0 | 70 | °C |

NOTE 3: V_{CC2} must be ramped only when data within the latches is stable.

electrical characteristics over recommended operating free-air temperature range, $V_{CC1} = 12$ V

| PARAMETER | | TEST CONDITIONS | | MIN | MAX | UNIT |
|-----------|-------------------------------|-----------------|-------------------------------------|--------------|-----|---------|
| V_{OH} | High-level output voltage | Q outputs | $V_{CC2} = 80$ V, $I_{QH} = -15$ mA | 77 | | V |
| | Serial output | | $I_{QH} = 100$ μ A | 10.5 | | V |
| V_{OL} | Low-level output voltage | Q outputs | $I_{OL} = 15$ mA | | 8 | V |
| | Serial output | | $I_{OL} = 100$ μ A | | 1 | V |
| I_{IH} | High-level input current | | $V_{IH} = V_{CC1}$ | | 1 | μ A |
| I_{IL} | Low-level input current | | $V_{IL} = \text{GND}$ | | -1 | μ A |
| I_{CC1} | Supply current from V_{CC1} | | $V_I = V_{CC1}$ | | 500 | μ A |
| I_{CC2} | Supply current from V_{CC2} | | $V_{CC2} = 80$ V | Outputs low | 3 | mA |
| | | | | Outputs high | 0.5 | mA |



T-52-13-05

switching characteristics, $V_{CC1} = 12\text{ V}$, $V_{CC2} = 0$, $T_A = 25^\circ\text{C}$

| PARAMETER | FROM INPUT | TO OUTPUT | TEST CONDITIONS | MIN | MAX | UNIT |
|---|------------|------------|--|-----|-----|------|
| t_{PHL} Propagation delay time, high-to-low level | Clock | Serial Out | $C_L = 20\text{ pF}$, See Figure 3 | | 140 | ns |
| t_{PLH} Propagation delay time, low-to-high level | Clock | Serial Out | $C_L = 20\text{ pF}$, See Figure 3 | | 140 | ns |
| t_d Delay time, V_{CC2} to \bar{Q} output | V_{CC2} | \bar{Q} | $dv/dt = 80\text{ V}/\mu\text{s}$, $C_L = 100\text{ pF}$, See Figure 4 | | 100 | ns |

RECOMMENDED OPERATING CONDITIONS

INPUT VOLTAGE LOGIC-LEVEL LIMITS




FIGURE 1

Display Drivers

ADVANCE INFORMATION

PARAMETER MEASUREMENT INFORMATION




FIGURE 2. INPUT TIMING VOLTAGE WAVEFORMS




FIGURE 3. VOLTAGE WAVEFORMS FOR PROPAGATION DELAY CLOCK TO SERIAL OUTPUT




FIGURE 4. VOLTAGE WAVEFORMS FOR DELAY TIMES, LATCH ENABLE TO Q OUTPUTS



Display Drivers

ADVANCE INFORMATION