
- 8-Channel Bidirectional Transceiver
- High-Speed Advanced Low-Power Schottky Circuitry
- Low Power Dissipation . . . 46 mW Max per Channel
- Fast Propagation Times . . . 20 ns Max
- High-Impedance pnp Inputs
- Receiver Hysteresis . . . 650 mV Typ
- Open-Collector Driver Output Option
- No Loading of Bus When Device Is Powered Down (V<sub>CC</sub> = 0)
- Power-Up/Power-Down Protection (Glitch Free)



### NOT RECOMMENDED FOR NEW DESIGNS

### description

The SN75ALS163 octal general-purpose interface bus transceiver is a monolithic, high-speed, advanced low-power Schottky device. It is designed for two-way data communications over single-ended transmission lines. The transceiver features driver outputs that can be operated in either the open-collector or 3-state mode. If talk enable (TE) is high, these outputs have the characteristics of open-collector outputs when pullup enable (PE) is low and of 3-state outputs when PE is high. Taking TE low places the outputs in the high-impedance state. The driver outputs are designed to handle loads of up to 48 mA of sink current. Each receiver features pnp transistor inputs for high input impedance and 400 mV minimum of hysteresis for increased noise immunity.

Output glitches during power up and power down are eliminated by an internal circuit that disables both the bus and receiver outputs. The outputs do not load the bus when  $V_{CC} = 0$ .

The SN75ALS163 is characterized for operation from 0°C to 70°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1998, Texas Instruments Incorporated

#### SLLS021E - JUNE 1986 - REVISED MAY 1998

#### **Function Tables**

_	EACH DRIVER									
		INPUTS	OUTPUT							
[	D	TE	PE	В						
ſ	Н	Н	Н	Н						
	L	Н	Х	L						
	Н	Х	L	Z						
l	Х	L	Х	Z						


#### EACH RECEIVER

	INPUTS	OUTPUT	
В	TE	PE	D
L	L	Х	L
Н	L	Х	Н
Х	н	Х	Z

H = high level, L = low level,


X = irrelevant, Z = high-impedance state

## logic symbol<sup>†</sup>



 $\nabla$  Designates 3-state outputs


## logic diagram (positive logic)





SLLS021E - JUNE 1986 - REVISED MAY 1998

## schematics of inputs and outputs



## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage, V <sub>CC</sub> (see Note 1)	7 V
Input voltage, V	5.5 V
Low-level driver output current	100 mA
Package thermal impedance, $\theta_{JA}$ (see Note 2)	
Storage temperature range, T <sub>stg</sub>	– 65°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from the case for 10 seconds	260°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. All voltage values are with respect to network ground terminal.

2. The package thermal impedance is calculated in accordance with JESD 51.

## recommended operating conditions

		MIN	NOM	MAX	UNIT
Supply voltage, V <sub>CC</sub>				5.25	V
High-level input voltage, VIH					V
Low-level input voltage, VIL				0.8	V
	Bus ports with pullups active			- 5.2	mA
High-level output current, IOH	Terminal ports			- 800	μA
	Bus ports			48	4
Low-level output current, IOL	Terminal ports			16	mA
Operating free-air temperature, T <sub>A</sub>				70	°C



SLLS021E - JUNE 1986 - REVISED MAY 1998

## electrical characteristics over recommended supply-voltage and operating free-air temperature ranges (unless otherwise noted)

PARAMETER			TEST CONDITIONS		MIN	TYP <sup>†</sup>	MAX	UNIT	
VIK Input clamp voltage			lj = -18 mA			- 0.8	-1.5	V	
V <sub>hys</sub>	Hysteresis (V <sub>T+</sub> – V <sub>T–</sub> )	Bus			0.4	0.65		V	
Veri	High-level output voltage	Terminal	I <sub>OH</sub> = - 800 μA,	TE at 0.8 V	2.7	3.5		- V	
VOH		Bus	$I_{OH} = -5.2 \text{ mA},$	PE and TE at 2 V	2.5	3.3			
Ve	Low-level output voltage	Terminal	I <sub>OL</sub> = 16 mA,	TE at 0.8 V		0.3	0.5	v	
VOL		Bus	I <sub>OL</sub> = 48 mA,	TE at 2 V		0.35	0.5		
IOH	High-level output current (open-collector mode)	Bus	V <sub>O</sub> = 5.5 V, PE at 0.8 V, D and TE at 2 V				100	μA	
1	Off-state output current (3-state mode)	Bus	PE at 2 V,	V <sub>O</sub> = 2.7 V			20	μA	
IOZ			TE at 0.8 V	V <sub>O</sub> = 0.5 V			-100		
II	Input current at maximum input voltage	Terminal	V <sub>I</sub> = 5.5 V			0.2	100	μΑ	
Ιн	High-level input current	Terminal,	VI = 2.7 V	V <sub>1</sub> = 2.7 V		0.1	20	μΑ	
۱ <sub>L</sub>	Low-level input current	PE, or TE	V <sub>I</sub> = 0.5 V	V <sub>I</sub> = 0.5 V		-10	-100	μΑ	
	Short-circuit output current	Terminal			– 15	- 35	- 75	mA	
IOS		Bus			- 25	- 50	-125		
ICC	Supply current	-	No load	Terminal outputs low and enabled			65	mA	
	· · ·			Bus outputs low and enabled		52	80		
CI/O(bus)	s) Bus-port capacitance		$V_{CC} = 0$ to 5 V,	$V_{I/O} = 0$ to 2 V, f = 1 MHz		30		pF	

<sup>†</sup> All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .


# switching characteristics over recommended operating free-air temperature range (unless otherwise noted), $V_{CC}$ = 5 V

	PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	түр†	МАХ	UNIT
<sup>t</sup> PLH	Propagation delay time, low-to-high-level output	Terminel	Bus	C <sub>L</sub> = 30 pF, See Figure 1		7	20	ns
<sup>t</sup> PHL	Propagation delay time, high-to-low-level output	Terminal				8	20	
<sup>t</sup> PLH	Propagation delay time, low-to-high-level output	Bus	Terminal	C <sub>L</sub> = 30 pF, See Figure 2		7	14	ns
<sup>t</sup> PHL	Propagation delay time, high-to-low-level output	Bus				9	14	
<sup>t</sup> PZH	Output enable time to high level	те	Bus	C <sub>L</sub> = 15 pF, See Figure 3		19	30	ns
<sup>t</sup> PHZ	Output disable time from high level					5	12	
t <sub>PZL</sub>	Output enable time to low level	12				16	35	
<sup>t</sup> PLZ	Output disable time from low level					9	20	
<sup>t</sup> PZH	Output enable time to high level					13	30	
<sup>t</sup> PHZ	Output disable time from high level	TE	Terminal	C <sub>L</sub> = 15 pF, See Figure 4		12	20	ns
t <sub>PZL</sub>	Output enable time to low level		Terminar			12	20	
<sup>t</sup> PLZ	Output disable time from low level	1				11	20	
t <sub>en</sub>	Output pull-up enable time	PE	Bus	C <sub>L</sub> = 15 pF,		11	22	
<sup>t</sup> dis	Output pull-up disable time		Bus	See Figure 5		6	12	ns

<sup>†</sup> All typical values are at  $V_{CC}$  = 5 V,  $T_A$  = 25°C.




SLLS021E - JUNE 1986 - REVISED MAY 1998



## PARAMETER MEASUREMENT INFORMATION

- NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR  $\leq$  1 MHz, 50% duty cycle, t<sub>f</sub>  $\leq$  6 ns, t<sub>f</sub>  $\leq$  6 ns, Z<sub>O</sub> = 50  $\Omega$ .
  - B. CL includes probe and jig capacitance.




### Figure 1. Terminal-to-Bus Test Circuit and Voltage Waveforms

- NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR  $\leq$  1 MHz, 50% duty cycle, t<sub>f</sub>  $\leq$  6 ns, t<sub>f</sub>  $\leq$  6 ns, Z<sub>O</sub> = 50  $\Omega$ .
  - B. CL includes probe and jig capacitance.

#### Figure 2. Bus-to-Terminal Test Circuit and Voltage Waveforms




SLLS021E - JUNE 1986 - REVISED MAY 1998



- NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR  $\leq$  1 MHz, 50% duty cycle, t<sub>f</sub>  $\leq$  6 ns, t<sub>f</sub>  $\leq$  6 ns, Z<sub>O</sub> = 50  $\Omega$ .
  - B. CL includes probe and jig capacitance.






- NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR  $\leq$  1 MHz, 50% duty cycle, t<sub>r</sub>  $\leq$  6 ns, t<sub>f</sub>  $\leq$  6 ns, Z<sub>O</sub> = 50  $\Omega$ .
  - B. CL includes probe and jig capacitance.

## Figure 4. TE-to-Terminal Test Circuit and Voltage Waveforms



SLLS021E - JUNE 1986 - REVISED MAY 1998




## PARAMETER MEASUREMENT INFORMATION

- NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR  $\leq$  1 MHz, 50% duty cycle, t<sub>f</sub>  $\leq$  6 ns, t<sub>f</sub>  $\leq$  6 ns, Z<sub>O</sub> = 50  $\Omega$ .
  - B. CL includes probe and jig capacitance.

## Figure 5. PE-to-Bus Test Circuit and Voltage Waveforms




SLLS021E - JUNE 1986 - REVISED MAY 1998



### **TYPICAL CHARACTERISTICS**



SLLS021E - JUNE 1986 - REVISED MAY 1998



## **TYPICAL CHARACTERISTICS**



#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated