SN75LP1185 LOW-POWER MULTIPLE RS-232 DRIVERS AND RECEIVERS

SLLS335A - JANUARY 1999 - REVISED JANUARY 2001

- Single-Chip TIA/EIA-232-F Interface for IBM™ PC/AT™ Serial Port
- Designed to Transmit and Receive 4-μs
 Pulses (Equivalent to 256 kbit/s)
- Less Than 21-mW Power Consumption
- Wide Supply-Voltage Range . . . 4.75 V to 15 V
- Driver Output Slew Rates Are Internally Controlled to 30 V/us Max
- Receiver Input Hysteresis . . . 1000 mV Typical
- TIA/EIA-232-F Bus-Pin ESD Protection Exceeds:
 - 15-kV, Human-Body Model
- Three Drivers and Five Receivers Meet or Exceed the Requirements of TIA/EIA-232-F and ITU V.28
- Complements the SN75LP196
- Designed to Replace the Industry-Standard SN75185 and SN75C185 With the Same Flow-Through Pinout
- Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline (DB), and Dual-In-Line (N) Packages

DB. DW. OR N PACKAGE (TOP VIEW) V_{CC} $V_{ m DD}$ [20 RA1 □ RY1 2 19 RA2 🛛 3 18 RY2 RA3 **∏** 4 ■ RY3 17 DY1 **∏** 5 16 □ DA1 DY2 I 15 DA2 6 14 🗍 RY4 RA4 | 7 DY3 **∏** 8 13 DA3 12 🛮 RY5 RA5 🛮 9 11 GND V_{SS} 🛛 10

description

The SN75LP1185 is a low-power bipolar device containing three drivers and five receivers, with 15 kV of ESD protection on the bus pins with respect to each other. Bus pins are defined as those pins that tie directly to the serial-port connector, including GND. The pinout matches the flow-through design of the industry-standard SN75185 and SN75C185. The flow-through pinout of the SN75LP1185 allows easy interconnection of the UART and serial-port connector of the IBM PC/AT and compatibles. The SN75LP1185 provides a rugged, low-cost solution for this function with the combination of the bipolar processing and 15 kV of ESD protection.

The SN75LP1185 has internal slew-rate control to provide a maximum rate of change in the output signal of $30 \text{ V/}\mu\text{s}$. The driver output swing is nominally clamped at $\pm 6 \text{ V}$ to enable the higher data rates associated with this device and to reduce EMI emissions. Even though the driver outputs are clamped, they can handle voltages up to $\pm 15 \text{ V}$ without damage. All the logic inputs can accept 3.3-V or 5-V input signals.

The SN75LP1185 complies with the requirements of TIA/EIA-232-F and ITU V.28. These standards are for data interchange between a host computer and peripheral at signaling rates up to 20 kbit/s. The switching speeds of the SN75LP1185 support rates up to 256 kbit/s.

The SN75LP1185 is characterized for operation from 0°C to 70°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

IBM and PC/AT are trademarks of International Business Machines Corporation.



AVAILABLE OPTIONS

	PACKAGED DEVICES						
TA	PLASTIC SHRINK SMALL-OUTLINE (DB)	PLASTIC SMALL OUTLINE (DW)	PLASTIC DIP (N)				
0°C to 70°C	SN75LP1185DBR	SN75LP1185DW	SN75LP1185N				

The DB package is only available taped and reeled. The DW package also is available taped and reeled. Add the suffix R to device type (e.g., SN75LP1185DWR).

Function Tables


DRIVER

INPUT DA	OUTPUT DY
Н	L
L	Н
Open	L

RECEIVER

INPUT RA	OUTPUT RY
Н	L
L	Н
Open	Н

logic diagram (positive logic)





SN75LP1185 LOW-POWER MULTIPLE RS-232 DRIVERS AND RECEIVERS

SLLS335A - JANUARY 1999 - REVISED JANUARY 2001

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Positive supply-voltage range (see Note 1): V _{CC}	
V _{DD}	–0.5 V to 15 V
Negative supply-voltage range, V _{SS} (see Note 1)	
Input-voltage range, V _I : Receiver (RA)	–30 V to 30 V
Driver (DA)	$-0.5 \text{ V to V}_{CC} + 0.4 \text{ V}$
Output-voltage range, V _O : Receiver (RY)	
Driver (DY)	
Electrostatic discharge: Bus pins (human-body model) (see Note 2)	Class 3: 15 kV
Bus pins (machine model)	500 V
All pins (human-body model) (see Note 2)	Class 3: 5 kV
All pins (machine model)	400 V
Package thermal impedance, θ _{JA} (see Note 3): DB package	
DW package	58°C/W
N package	
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	
Storage temperature range, T _{stg}	

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. All voltage values are with respect to network ground terminal, unless otherwise noted.
 - 2. Per MIL-STD-883, Method 3015.7
 - 3. The package thermal impedance is calculated in accordance with JESD 51-7.

recommended operating conditions

			MIN	NOM	MAX	UNIT
Vcc	Supply voltage (see Note 4)		4.75	5	5.25	V
V_{DD}	Supply voltage (see Note 5)		9	12	15	V
VSS	Supply voltage (see Note 5)		-9	-12	-15	V
VIH	High-level input voltage	DA	2			V
V _{IL}	Low-level input voltage	DA			0.8	V
٧ _I	Receiver input voltage	RA	-25		25	V
loh	High-level output current	RY			-1	mA
l _{OL}	Low-level output current	RY			2	mA
TA	Operating free-air temperature		0		70	°C

NOTES: 4. V_{CC} cannot be greater than V_{DD} .

5. The device operates down to $V_{DD} = V_{CC}$ and $|V_{SS}| = V_{CC}$, but supply currents increase and other parameters may vary slightly from the data sheet limits.



SN75LP1185 LOW-POWER MULTIPLE RS-232 DRIVERS AND RECEIVERS

SLLS335A - JANUARY 1999 - REVISED JANUARY 2001

supply currents over the recommended operating conditions (unless otherwise noted)

PARAMETER	TEST C	MIN	TYP	MAX	UNIT		
Supply current for Voc. los		V _{DD} = 9 V,	$V_{SS} = -9 V$			1000	
Supply current for V _{CC} , I _{CC}		V _{DD} = 12 V,	$V_{SS} = -12 \text{ V}$			1000	
Supply current for V _{DD} , I _{DD} Supply current for V _{SS} , I _{SS}	No load, All inputs at minimum V _{OH} or	V _{DD} = 9 V,	$V_{SS} = -9 V$			800	μA
	maximum VOI	V _{DD} = 12 V,	V _{SS} = -12 V			800	μΑ
		V _{DD} = 9 V,	$V_{SS} = -9 V$			-625	
		$V_{DD} = 12 V$,	$V_{SS} = -12 \text{ V}$			-625	

driver electrical characterisitics over the recommended operating conditions (unless otherwise noted)

	PARAMETER		TEST CO	NDITIONS		MIN	TYP	MAX	UNIT
Vari	High lovel output voltage	$V_{IL} = 0.8 \text{ V},$	V _{DD} = 9 V,	$V_{SS} = -9 V$	5	5.8	6.6	V	
V _{OH} High-level output voltage	R _L = 3 kΩ, See Figure 1	V _{DD} = 12 V,	$V_{SS} = -12 V$,	See Note 6	5	5.8	6.6	V	
Vai	Low-level output voltage	V _{IH} = 2 V,	V _{DD} = 9 V,	$V_{SS} = -9 V$		-5	-5.8	-6.9	٧
VOL	Low-level output voltage	$R_L = 3 k\Omega$, See Figure 1	V _{DD} = 12 V,	$V_{SS} = -12 V$,	See Note 6	-5	-5.9	-6.9	V
lіН	High-level input current	V _I at V _{CC}	V _I at V _{CC}					1	μΑ
Iμ	Low-level input current	V _I at GND						-1	μΑ
IOS(H)	Short-circuit high-level output current	VO = GND or V	SS,	See Figure 2 a	nd Note 7		-30	– 55	mA
I _{OS(L)}	Short-circuit low-level output current	$V_O = GND \text{ or } V_{DD},$		See Figure 2 and Note 7			30	55	mA
r _O	Output resistance	$V_{DD} = V_{SS} = V$	CC = 0,	V _O = 2 V		300			Ω

NOTES: 6. Maximum output swing is clamped nominally at ±6 V to enable the higher data rates associated with this device and to reduce EMI emissions. The driver outputs may slightly exceed the maximum output voltage over the full V_{CC} and temperature ranges.



^{7.} Not more than one output should be shorted at one time.

SLLS335A - JANUARY 1999 - REVISED JANUARY 2001

driver switching characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS			TYP	MAX	UNIT
tPHL	Propagation delay time, high- to low-level output	R_L = 3 kΩ to 7 kΩ, C_L = 15 pF, See Figure 1			800	1600	ns
tPLH	Propagation delay time, low- to high-level output	$R_L = 3 \text{ k}\Omega \text{ to } 7 \text{ k}\Omega, C$	C _L = 15 pF, See Figure 1	300	800	1600	ns
		V _{CC} = 5 V,	Using V _{TR} = 10%-to-90% transition region, Driver speed = 250 kbit/s, C _L = 15 pF, See Note 8	375		2240	
tTLH	Transition time,	$V_{DD} = 12 \text{ V},$ $V_{SS} = -12 \text{ V},$ $V_{SS} = -2 \text{ kg/s} = 7 \text{ kg/s}$	Using $V_{TR} = \pm 3 \text{ V}$ transition region, Driver speed = 250 kbit/s, $C_L = 15 \text{ pF}$	200		1500	ns
	low- to high-level output	trut $R_L = 3 kΩ$ to 7 kΩ, See Figure 1 and Note 9	Using $V_{TR} = \pm 2 \text{ V}$ transition region, Driver speed = 250 kbit/s, $C_L = 15 \text{ pF}$	133		1000	
			Using $V_{TR} = \pm 3 \text{ V}$ transition region, Driver speed = 125 kbit/s, $C_L = 2500 \text{ pF}$			2750	
		V _C C = 5 V,	Using V_{TR} = 10%-to-90% transition region, Driver speed = 250 kbit/s, C_L = 15 pF, See Note 8	375 2240			
tTHL	Transition time,	$V_{DD} = 12 \text{ V},$ $V_{SS} = -12 \text{ V},$ $V_{SS} = -2 \text{ kg/s} = 7 \text{ kg/s}$	Using $V_{TR} = \pm 3 \text{ V}$ transition region, Driver speed = 250 kbit/s, $C_L = 15 \text{ pF}$	200		1500	ns
	nign- to low-level output	igh- to low-level output $R_L = 3 \text{ k}\Omega$ to 7 kΩ, See Figure 1 and Note 9	Using $V_{TR} = \pm 2 \text{ V transition region}$, Driver speed = 250 kbit/s, $C_L = 15 \text{ pF}$				
			Using V _{TR} = ± 3 V transition region, Driver speed = 125 kbit/s, C _L = 2500 pF			2750	
SR	Output slew rate	V _{CC} = 5 V, V _{DD} = 12 V, V _{SS} = -12 V	Using V _{TR} = ±3 V transition region, Driver speed = 0 to 250 kbit/s, C _L = 15 pF	4	20	30	V/μs

NOTES: 8. Equivalent to the SN75C185. The SN75LP1185 output-voltage swing is clamped to about 70% of the typical SN75C185 output-voltage swing, and the specified limits reflect the reduced output swing.

9. Maximum output swing is limited to ± 6 V to enable the higher data rates associated with this device and to reduce EMI emissions.

receiver electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TE	ST CONDITIONS	MIN	TYP	MAX	UNIT
V _{IT+}	Positive-going input threshold voltage	See Figure 3		1.6	2	2.55	V
V _{IT} _	Negative-going input threshold voltage	See Figure 3		0.6	1	1.45	V
V _{HYS}	Input hysteresis, V _{IT+} V _{IT-}	See Figure 3		600	1000		mV
Vон	High-level output voltage	$I_{OH} = -1 \text{ mA}$		2.5	3.9		V
VOL	Low-level output voltage	I _{OL} = 2 mA	I _{OL} = 2 mA		0.33	0.5	V
1	High-level input current	V _I = 3 V			0.6	1	mA
lιΗ	High-level input current	V _I = 25 V	3.6	5.1	8.3	IIIA	
1	Low lovel input ourrent	V _I = −3 V	-0.43	-0.6	-1	mA	
¹IL	Low-level input current	V _I = -25 V		-3.6	-5.1	-8.3	ША
IOS(H)	Short-circuit high-level output current	$V_{O} = 0,$	See Figure 5 and Note 7			-20	mA
I _{OS(L)}	Short-circuit low-level output current	$V_O = V_{CC}$	See Figure 5 and Note 7			20	mA
R _{IN}	Input resistance	$V_{I} = \pm 3 \text{ V to } \pm 25$	V	3	5	7	kΩ

NOTE 7: Not more than one output should be shorted at one time.





SLLS335A - JANUARY 1999 - REVISED JANUARY 2001

receiver switching characteristics over recommended operating free-air temperature range, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 4)

	PARAMETER	MIN	TYP	MAX	UNIT
tPHL	Propagation delay time, high- to low-level output		400	900	ns
^t PLH	Propagation delay time, low- to high-level output		400	900	ns
tTLH	Transition time, low- to high-level output		200	500	ns
tTHL	Transition time, high- to low-level output		200	400	ns
tSK(p)	Pulse skew tpLH - tpHL		200	425	ns

PARAMETER MEASUREMENT INFORMATION





NOTES: A. The pulse generator has the following characteristics: For C_L < 1000 pF: t_W = 4 μ s, PRR = 250 kbit/s, Z_O = 50 Ω , t_f and t_f < 50 ns. For C_L = 2500 pF: t_W = 8 μ s, PRR = 125 kbit/s, Z_O = 50 Ω , t_f and t_f < 50 ns.

B. C_L includes probe and jig capacitance.

Figure 1. Driver Parameter Test Circuit and Waveform




Figure 2. Driver I_{OS} Test





Figure 3. Receiver VIT Test



PARAMETER MEASUREMENT INFORMATION



NOTES: A. The pulse generator has the following characteristics: t_W = 4 μ s, PRR = 250 kbit/s, Z_O = 50 Ω , t_f and t_f < 50 ns.

B. C_L includes probe and jig capacitance.

Figure 4. Receiver Parameter Test Circuit and Waveform




Figure 5. Receiver IOS Test

APPLICATION INFORMATION

Diodes placed in series with the V_{DD} and V_{SS} leads protect the SN75LP1185 in the fault condition when the device outputs are shorted to ± 15 V and the power supplies are at low voltage and provide low-impedance paths to ground (see Figure 6).




Figure 6. Power-Supply Protection to Meet Power-Off Fault Conditions of TIA/EIA-232-F





com 6-Dec-2006

PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	e Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
SN75LP1185DBR	ACTIVE	SSOP	DB	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN75LP1185DBRE4	ACTIVE	SSOP	DB	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN75LP1185DW	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN75LP1185DWE4	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN75LP1185DWR	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN75LP1185DWRE4	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN75LP1185N	ACTIVE	PDIP	N	20	20	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
SN75LP1185NE4	ACTIVE	PDIP	N	20	20	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
SN75LP1185PWR	OBSOLETE	TSSOP	PW	20		Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.



DW (R-PDSO-G20)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-013 variation AC.



DB (R-PDSO-G**)

PLASTIC SMALL-OUTLINE

28 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-150

PW (R-PDSO-G**)

14 PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

notive
band
control
У
Inetwork
ity
ony
ss
i

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2006, Texas Instruments Incorporated