

FEATURES:

- Flash Organization: 1M x16 or 2M x8
- Dual-Bank Architecture for Concurrent Read/Write Operation
 - Bottom Sector Protection
 - 16 Mbit: 12 Mbit + 4 Mbit
- PSRAM Organization:
 - 4 Mbit: 256K x16
 - 8 Mbit: 512K x16
- Single 2.7-3.3V Read and Write Operations

• Superior Reliability

- Endurance: 100,000 Cycles (typical)
- Greater than 100 years Data Retention
- Low Power Consumption:
 - Active Current: 25 mA (typical)
 - PSRAM Standby Current: 40 µA (typical)
- Hardware Sector Protection (WP#)
 - Protects 4 outer most sectors (4 KWord) in the larger bank by holding WP# low and unprotects by holding WP# high
- Hardware Reset Pin (RST#)
 - Resets the internal state machine to reading data array
- Byte Selection for Flash (CIOF pin)
 - Selects 8-bit or 16-bit mode (56-ball package only)
- Sector-Erase Capability
 - Uniform 2 KWord sectors

- Block-Erase Capability
 - Uniform 32 KWord blocks
- Read Access Time
 - Flash: 70 ns
 - PSRAM: 70 ns
- Erase-Suspend / Erase-Resume Capabilities
- Security ID Feature
 - SST: 128 bits
 - User: 128 bits
- Latched Address and Data
- Fast Erase and Program (typical):
 - Sector-Erase Time: 18 ms
 - Block-Erase Time: 18 ms
 - Chip-Erase Time: 35 ms
 - Program Time: 7 µs
- Automatic Write Timing
 - Internal V_{PP} Generation
 End-of-Write Detection
 - Toggle Bit
 - Data# Polling
 - Ready/Busy# pin
- CMOS I/O Compatibility
- JEDEC Standard Command Set
- Packages Available
 - 56-ball LFBGA (8mm x 10mm)
 - 62-ball LFBGA (8mm x 10mm)
- All non-Pb (lead-free) devices are RoHS compliant

PRODUCT DESCRIPTION

The SST34HF16x1J ComboMemory devices integrate either a 1M x16 or 2M x8 CMOS flash memory bank with either a 256K x16, or 512K x16 CMOS pseudo SRAM (PSRAM) memory bank in a multi-chip package (MCP). These devices are fabricated using SST's proprietary, highperformance CMOS SuperFlash technology incorporating the split-gate cell design and thick-oxide tunneling injector to attain better reliability and manufacturability compared with alternate approaches. The SST34HF16x1J devices are ideal for applications such as cellular phones, GPS devices, PDAs, and other portable electronic devices in a low power and small form factor system.

The SST34HF16x1J feature dual flash memory bank architecture allowing for concurrent operations between the two flash memory banks and the PSRAM. The devices can read data from either bank while an Erase or Program operation is in progress in the opposite bank. The two flash memory banks are partitioned into 12 Mbit and 4 Mbit with bottom sector protection options for storing boot code, program code, configuration/parameter data and user data.

The SuperFlash technology provides fixed Erase and Program times, independent of the number of Erase/Program cycles that have occurred. Therefore, the system software or hardware does not have to be modified or de-rated as is necessary with alternative flash technologies, whose Erase and Program times increase with accumulated Erase/Program cycles. The SST34HF16x1J devices offer a guaranteed endurance of 10,000 cycles. Data retention is rated at greater than 100 years. With high-performance Program operations, the flash memory banks provide a typical Program time of 7 µsec. The entire flash memory bank can be erased and programmed word-by-word in typically 4 seconds for the SST34HF16x1J, when using interface features such as Toggle Bit, Data# Polling, or RY/BY# to



indicate the completion of Program operation. To protect against inadvertent flash write, the SST34HF16x1J devices contain on-chip hardware and software data protection schemes.

The flash and PSRAM operate as two independent memory banks with respective bank enable signals. The memory bank selection is done by two bank enable signals. The PSRAM bank enable signals, BES1# and BES2, select the PSRAM bank. The flash memory bank enable signal, BEF#, has to be used with Software Data Protection (SDP) command sequence when controlling the Erase and Program operations in the flash memory bank. The memory banks are superimposed in the same memory address space where they share common address lines, data lines, WE# and OE# which minimize power consumption and area.

Designed, manufactured, and tested for applications requiring low power and small form factor, the SST34HF16x1J are offered in extended temperatures and a small footprint package to meet board space constraint requirements. See Figures 4 and 5 for pin assignments.

Device Operation

The SST34HF16x1J uses BES1#, BES2 and BEF# to control operation of either the flash or the PSRAM memory bank. When BEF# is low, the flash bank is activated for Read, Program or Erase operation. When BES1# is low, and BES2 is high the PSRAM is activated for Read and Write operation. BEF# and BES1# cannot be at low level, and BES2 cannot be at high level at the same time. If all bank enable signals are asserted, bus contention will result and the device may suffer permanent damage. All address, data, and control lines are shared by flash and PSRAM memory banks which minimizes power consumption and loading. The device goes into standby when BEF# and BES1# bank enables are raised to V_{IHC} (Logic High) or when BEF# is high and BES2 is low.

Concurrent Read/Write Operation

Dual bank architecture of SST34HF16x1J devices allows the Concurrent Read/Write operation whereby the user can read from one bank while programming or erasing in the other bank. This operation can be used when the user needs to read system code in one bank while updating data in the other bank. See Figures 2 and 3 for dual-bank memory organization.

Concurrent Read/Write States

Fla	ash	
Bank 1	Bank 2	PSRAM
Read	Write	No Operation
Write	Read	No Operation
Write	No Operation	Read
No Operation	Write	Read
Write	No Operation	Write
No Operation	Write	Write

Note: For the purposes of this table, Write means to perform Block-/Sector-Erase or Program operations as applicable to the appropriate bank.

Flash Read Operation

The Read operation of the SST34HF16x1J is controlled by BEF# and OE#, both have to be low for the system to obtain data from the outputs. BEF# is used for device selection. When BEF# is high, the chip is deselected and only standby power is consumed. OE# is the output control and is used to gate data from the output pins. The data bus is in high impedance state when either BEF# or OE# is high. Refer to the Read cycle timing diagram for further details (Figure 9).



Flash Program Operation

These devices are programmed on a word-by-word or byte-by-byte basis depending on the state of the CIOF pin. Before programming, one must ensure that the sector which is being programmed is fully erased.

The Program operation is accomplished in three steps:

- 1. Software Data Protection is initiated using the three-byte load sequence.
- 2. Address and data are loaded.

During the Program operation, the addresses are latched on the falling edge of either BEF# or WE#, whichever occurs last. The data is latched on the rising edge of either BEF# or WE#, whichever occurs first.

3. The internal Program operation is initiated after the rising edge of the fourth WE# or BEF#, whichever occurs first. The Program operation, once initiated, will be completed typically within 7 μs.

See Figures 10 and 11 for WE# and BEF# controlled Program operation timing diagrams and Figure 24 for flowcharts. During the Program operation, the only valid reads are Data# Polling and Toggle Bit. During the internal Program operation, the host is free to perform additional tasks. Any commands issued during an internal Program operation are ignored.

Flash Sector- /Block-Erase Operation

These devices offer both Sector-Erase and Block-Erase operations. These operations allow the system to erase the devices on a sector-by-sector (or block-by-block) basis. The sector architecture is based on a uniform sector size of 2 KWord. The Block-Erase mode is based on a uniform block size of 32 KWord. The Sector-Erase operation is initiated by executing a six-byte command sequence with a Sector-Erase command (30H) and sector address (SA) in the last bus cycle. The Block-Erase operation is initiated by executing a six-byte command sequence with Block-Erase command (50H) and block address (BA) in the last bus cycle. The sector or block address is latched on the falling edge of the sixth WE# pulse, while the command (30H or 50H) is latched on the rising edge of the sixth WE# pulse. The internal Erase operation begins after the sixth WE# pulse. Any commands issued during the Block- or Sector-Erase operation are ignored except Erase-Suspend and Erase-Resume. See Figures 15 and 16 for timing waveforms.

Flash Chip-Erase Operation

The SST34HF16x1J provide a Chip-Erase operation, which allows the user to erase all sectors/blocks to the "1" state. This is useful when the device must be quickly erased.

The Chip-Erase operation is initiated by executing a sixbyte command sequence with Chip-Erase command (10H) at address 555H in the last byte sequence. The Erase operation begins with the rising edge of the sixth WE# or BEF#, whichever occurs first. During the Erase operation, the only valid read is Toggle Bits or Data# Polling. See Table 5 for the command sequence, Figure 14 for timing diagram, and Figure 28 for the flowchart. Any commands issued during the Chip-Erase operation are ignored. When WP# is low, any attempt to Chip-Erase will be ignored.

Flash Erase-Suspend/-Resume Operations

The Erase-Suspend operation temporarily suspends a Sector- or Block-Erase operation thus allowing data to be read from any memory location, or program data into any sector/block that is not suspended for an Erase operation. The operation is executed by issuing a one-byte command sequence with Erase-Suspend command (B0H). The device automatically enters read mode no more than 10 µs after the Erase-Suspend command had been issued. (TES maximum latency equals 10 µs.) Valid data can be read from any sector or block that is not suspended from an Erase operation. Reading at address location within erasesuspended sectors/blocks will output DQ2 toggling and DQ₆ at "1". While in Erase-Suspend mode, a Program operation is allowed except for the sector or block selected for Erase-Suspend. To resume Sector-Erase or Block-Erase operation which has been suspended, the system must issue an Erase-Resume command. The operation is executed by issuing a one-byte command sequence with Erase Resume command (30H) at any address in the onebyte sequence.

Flash Write Operation Status Detection

The SST34HF16x1J provide one hardware and two software means to detect the completion of a Write (Program or Erase) cycle, in order to optimize the system Write cycle time. The hardware detection uses the Ready/ Busy# (RY/BY#) pin. The software detection includes two status bits: Data# Polling (DQ₇) and Toggle Bit (DQ₆). The End-of-Write detection mode is enabled after the rising edge of WE#, which initiates the internal Program or Erase operation.



The actual completion of the nonvolatile write is asynchronous with the system; therefore, either a Ready/Busy# (RY/ BY#), Data# Polling (DQ₇) or Toggle Bit (DQ₆) read may be simultaneous with the completion of the Write cycle. If this occurs, the system may possibly get an erroneous result, i.e., valid data may appear to conflict with either DQ₇ or DQ₆. In order to prevent spurious rejection, if an erroneous result occurs, the software routine should include a loop to read the accessed location an additional two (2) times. If both reads are valid, then the device has completed the Write cycle, otherwise the rejection is valid.

Ready/Busy# (RY/BY#)

The SST34HF16x1J include a Ready/Busy# (RY/BY#) output signal. RY/BY# is an open drain output pin that indicates whether an Erase or Program operation is in progress. Since RY/BY# is an open drain output, it allows several devices to be tied in parallel to V_{DD} via an external pull-up resistor. After the rising edge of the final WE# pulse in the command sequence, the RY/BY# status is valid.

When RY/BY# is actively pulled low, it indicates that an Erase or Program operation is in progress. When RY/BY# is high (Ready), the devices may be read or left in standby mode.

Byte/Word (CIOF)

This function, found only on the 56-ball package, includes a CIOF pin to control whether the device data I/O pins operate x8 or x16. If the CIOF pin is at logic "1" (V_{IH}) the device is in x16 data configuration: all data I/O pins DQ_0 - DQ_{15} are active and controlled by BEF# and OE#.

If the CIOF pin is at logic "0", the device is in x8 data configuration: only data I/O pins DQ_0 - DQ_7 are active and controlled by BEF# and OE#. The remaining data pins DQ_8 - DQ_{14} are at Hi-Z, while pin DQ_{15} is used as the address input A₋₁ for the Least Significant Bit of the address bus.

Flash Data# Polling (DQ7)

When the devices are in an internal Program operation, any attempt to read DQ_7 will produce the complement of the true data. Once the Program operation is completed, DQ_7 will produce true data. During internal Erase operation, any attempt to read DQ_7 will produce a '0'. Once the internal Erase operation is completed, DQ_7 will produce a '1'. The Data# Polling is valid after the rising edge of fourth WE# (or BEF#) pulse for Program operation. For Sector-, Block-, or Chip-Erase, the Data# Polling is valid after the rising edge of sixth WE# (or BEF#) pulse. See Figure 12 for Data# Polling ing (DQ₇) timing diagram and Figure 25 for a flowchart.

Toggle Bits (DQ₆ and DQ₂)

During the internal Program or Erase operation, any consecutive attempts to read DQ_6 will produce alternating "1"s and "0"s, i.e., toggling between 1 and 0. When the internal Program or Erase operation is completed, the DQ_6 bit will stop toggling. The device is then ready for the next operation. The toggle bit is valid after the rising edge of the fourth WE# (or BEF#) pulse for Program operations. For Sector-, Block-, or Chip-Erase, the toggle bit (DQ_6) is valid after the rising edge of sixth WE# (or BEF#) pulse. DQ_6 will be set to "1" if a Read operation is attempted on an Erase-suspended Sector/Block. If Program operation is initiated in a sector/block not selected in Erase-Suspend mode, DQ_6 will toggle.

An additional Toggle Bit is available on DQ_2 , which can be used in conjunction with DQ_6 to check whether a particular sector is being actively erased or erase-suspended. Table 1 shows detailed status bit information. The Toggle Bit (DQ_2) is valid after the rising edge of the last WE# (or BEF#) pulse of a Write operation. See Figure 13 for Toggle Bit timing diagram and Figure 25 for a flowchart.

Status		DQ ₇	DQ ₆	DQ ₂	RY/BY#
Normal Operation	Standard Program	DQ7#	Toggle	No Toggle	0
	Standard Erase	0	Toggle	Toggle	0
Erase-Suspend Mode	Read From Erase Suspended Sector/Block	1	1	Toggle	1
	Read From Non-Erase Suspended Sector/Block	Data	Data	Data	1
	Program	DQ7#	Toggle	No Toggle	0

T1.2 1336

Note: DQ₇, DQ₆, and DQ₂ require a valid address when reading status information. The address must be in the bank where the operation is in progress in order to read the operation status. If the address is pointing to a different bank (not busy), the device will output array data.



Data Protection

The SST34HF16x1J provide both hardware and software features to protect nonvolatile data from inadvertent writes.

Hardware Data Protection

<u>Noise/Glitch Protection:</u> A WE# or BEF# pulse of less than 5 ns will not initiate a Write cycle.

 V_{DD} Power Up/Down Detection: The Write operation is inhibited when V_{DD} is less than 1.5V.

<u>Write Inhibit Mode:</u> Forcing OE# low, BEF# high, or WE# high will inhibit the Write operation. This prevents inadvertent writes during power-up or power-down.

Hardware Block Protection

The SST34HF16x1J provide a hardware block protection which protects the outermost 8 KWord in Bank 1. The block is protected when WP# is held low. See Figures 2 and 3 for Block-Protection location.

A user can disable block protection by driving WP# high thus allowing erase or program of data into the protected sectors. WP# must be held high prior to issuing the write command and remain stable until after the entire Write operation has completed. If WP# is left floating, it is internally held high via a pull-up resistor, and the Boot Block is unprotected, enabling Program and Erase operations on that block.

Hardware Reset (RST#)

The RST# pin provides a hardware method of resetting the device to read array data. When the RST# pin is held low for at least T_{RP} any in-progress operation will terminate and return to Read mode, see Figure 21. When no internal Program/Erase operation is in progress, a minimum period of T_{RHR} is required after RST# is driven high before a valid Read can take place, see Figure 20.

The Erase operation that has been interrupted needs to be reinitiated after the device resumes normal operation mode to ensure data integrity. See Figures 20 and 21 for timing diagrams.

Software Data Protection (SDP)

The SST34HF16x1J provide the JEDEC standard Software Data Protection scheme for all data alteration operations, i.e., Program and Erase. Any Program operation requires the inclusion of the three-byte sequence. The three-byte load sequence is used to initiate the Program operation, providing optimal protection from inadvertent Write operations, e.g., during the system power-up or power-down. Any Erase operation requires the inclusion of six-byte sequence. The SST34HF16x1J are shipped with the Software Data Protection permanently enabled. See Table 5 for the specific software command codes. During SDP command sequence, invalid commands will abort the device to Read mode within T_{RC}. The contents of DQ₁₅-DQ₈ are "Don't Care" during any SDP command sequence.

Common Flash Memory Interface (CFI)

These devices also contain the CFI information to describe the characteristics of the devices. In order to enter the CFI Query mode, the system must write the three-byte sequence same as the Software ID Entry command with 98H (CFI Query command) to address 555H in the last byte sequence. For CFI Entry and Bead timing diagram, See Figure 18. Once the device enters the CFI Query mode, the system can read CFI data a t the addresses given in Tables 7 and 9. The system must write the CFI Exit command to return to Bead mode from the CFI Query mode.

Security ID

The SST34HF16x1J devices offer a 256-bit Security ID space. The Secure ID space is divided into two 128-bit segments-one factory programmed segment and one user programmed segment. The first segment is programmed and locked at SST with a unique, 128-bit number. The user segment is left un-programmed for the customer to program as desired. To program the user segment of the Security ID, the user must use the Security ID Program command. End-of-Write status is checked by reading the toggle bits. Data# Polling is not used for Security ID End-of-Write detection. Once programming is complete, the Sec ID should be locked using the User-Sec-ID-Program-Lock-Out. This disables any future corruption of this space. Note that regardless of whether or not the Sec ID is locked, neither Sec ID segment can be erased. The Secure ID space can be gueried by executing a three-byte command sequence with Query-Sec-ID command (88H) at address 555H in the last byte sequence. To exit this mode, the Exit-Sec-ID command should be executed. Refer to Table 5 for more details.



Product Identification

The Product Identification mode identifies the device as the SST34HF16x1J and manufacturer as SST. This mode may be accessed by software operations only. The hardware device ID Read operation, which is typically used by programmers cannot be used on this device because of the shared lines between flash and PSRAM in the multi-chip package. Therefore, application of high voltage to pin A₉ may damage this device. Users may use the software Product Identification operation to identify the part (i.e., using the device ID) when using multiple manufacturers in the same socket. For details, see Tables 4 and 5 for software operation, Figure 17 for the Software ID Entry and Read timing diagram and Figure 26 for the ID Entry command sequence flowchart.

TABLE 2: Product Identification

	ADDRESS	DATA
Manufacturer's ID	BK0000H	00BFH
Device ID		
SST34HF16x1J	BK0001H	734BH
		T2.1 1336

Note: BK = Bank Address (A₁₉-A₁₈)

Product Identification Mode Exit

In order to return to the standard Read mode, the Software Product Identification mode must be exited. Exit is accomplished by issuing the Software ID Exit command sequence, which returns the device to the Read mode. This command may also be used to reset the device to the Read mode after any inadvertent transient condition that apparently causes the device to behave abnormally, e.g., not read correctly. Note that the Software ID Exit/CFI Exit command is ignored during an internal Program or Erase operation. See Table 5 for software command codes, Figure 19 for timing waveform and Figure 26 for a flowchart.

PSRAM Operation

With BES1# low, BES2 and BEF# high, the SST34HF16x1J operate as either 128K x16, 256K x16, or 512K x16 CMOS PSRAM, with fully static operation requiring no external clocks or timing strobes. The SST34HF16x1J PSRAM is mapped into the first 512 KWord address space. When BES1#, BEF# are high and BES2 is low, all memory banks are deselected and the device enters standby. Read and Write cycle times are equal. The control signals UBS# and LBS# provide access to the upper data byte and lower data byte. For PSRAM Read and Write data byte control modes of operation, see Table 4.

PSRAM Read

The PSRAM Read operation of the SST34HF16x1J is controlled by OE# and BES1#, both have to be low with WE# and BES2 high for the system to obtain data from the outputs. BES1# and BES2 are used for PSRAM bank selection. OE# is the output control and is used to gate data from the output pins. The data bus is in high impedance state when OE# is high. Refer to the Read cycle timing diagram, Figure 6, for further details.

PSRAM Write

The PSRAM Write operation of the SST34HF16x1J is controlled by WE# and BES1#, both have to be low, BES2 must be high for the system to write to the PSRAM. During the Word-Write operation, the addresses and data are referenced to the rising edge of either BES1#, WE#, or the falling edge of BES2 whichever occurs first. The write time is measured from the last falling edge of BES#1 or WE# or the rising edge of BES2 to the first rising edge of BES1#, or WE# or the falling edge of BES2. Refer to the Write cycle timing diagrams, Figures 7 and 8, for further details.

16 Mbit Concurrent SuperFlash + 4/8 Mbit PSRAM ComboMemory SST34HF1641J / SST34HF1681J






FIGURE 1: Functional Block Diagram



Bottom Sector Protection; 32 KWord Blocks	FFFFFH		
	F8000H	Block 31	
	F7FFFH	Block 30	
-	F0000H EFFFFH	Dia als 00	-
	E8000H	Block 29	
	E7FFH E0000H	Block 28	Bank
	DFFFFH	Block 27	
	D8000H D7FFFH		
	D0000H	Block 26	
	CFFFFH C8000H	Block 25	
	C7FFFH	Block 24	
	C0000H BFFFFH		<u> </u>
	B8000H	Block 23	
	B7FFFH	Block 22	
	B0000H AFFFFH		-
	A8000H	Block 21	_
	A7FFFH A0000H	Block 20	
	9FFFFH	Block 19	
-	98000H 97FFFH		-
	90000H	Block 18	
	8FFFFH 88000H	Block 17	
	87FFFH	Block 16	-
	80000H 7FFFFH		-
	78000H	Block 15	
	77FFFH 70000H	Block 14	
	6FFFFH	Block 13	-
-	68000H 67FFFH		-
	60000H	Block 12	Bank
	5FFFH 58000H	Block 11	
	57FFFH	Block 10	
	50000H 4FFFFH		-
	48000H	Block 9	
	47FFFH 40000H	Block 8	
—	3FFFFH	Block 7	
	38000H 37FFFH		-
	30000H	Block 6	
	2FFFFH 28000H	Block 5	
-	27FFFH	Block 4	-
	20000H 1FFFFH	BIOCK 4	_
	18000H	Block 3	
	17FFFH	Block 2	
	10000H 0FFFFH	Disale 1	
	08000H	Block 1	_
	07FFFH 02000H	Disalia	
8 KWord Sector Protection	01FFFH	Block 0	
(4-2 KWord Sectors)	00000H	l	1226 E01 0
Note: The address input range in x16 mod	he (COIE-Vuu) is a		1336 F01.0



16 Mbit Concurrent SuperFlash + 4/8 Mbit PSRAM ComboMemory SST34HF1641J / SST34HF1681J



Bottom Sector Protection; 64 KByte Block	s; 4 KByte Secto	ors	
Г	1FFFFH	Plast 01	
-	1F0000H 1EFFFFH	Block 31	_
	1E0000H	Block 30	
	1DFFFFH 1D0000H	Block 29	
	1CFFFFH	Block 28	Bank
-	1C0000H 1BFFFFH		
	1B0000H	Block 27	
	1AFFFFH 1A0000H	Block 26	
	19FFFFH	Block 25	-
-	190000H 18FFFFH		-
-	180000H	Block 24	
	17FFFH 170000H	Block 23	
	16FFFFH	Block 22	
	160000H 15FFFFH		-
	150000H	Block 21	_
	14FFFFH 140000H	Block 20	
	13FFFFH	Block 19	
-	130000H 12FFFFH		-
-	120000H	Block 18	
	11FFFFH 110000H	Block 17	
	10FFFFH	Block 16	
-	100000H 0FFFFH	Block 15	-
-	0F0000H 0EFFFFH		-
	0E0000H	Block 14	
	0DFFFFH 0D0000H	Block 13	
	0CFFFFH	Block 12	
-	0C0000H 0BFFFFH		Bank
-	0B0000H	Block 11	
	0AFFFFH 0A0000H	Block 10	
	09FFFFH 090000H	Block 9	
-	08FFFFH	Block 8	-
-	080000H 07FFFFH	DIOCK 0	-
	070000H	Block 7	
	06FFFFH 060000H	Block 6	
	05FFFFH	Block 5	
-	050000H 04FFFFH		-
	040000H	Block 4	_
	03FFFFH 030000H	Block 3	
	02FFFFH	Block 2	
	020000H 01FFFFH	Block 1	-
	010000H 00FFFFH	Block 1	-
	004000H	Block 0	
16 KByte Sector Protection (4-4 KByte Sectors)	003FFFH 000000H	DIUCK U	
	0000011	1	 1336 F01b.0
Note: The address input range in	n x8 mode (CIOF=V _{II}	L) is A ₁₉ -A ₋₁	
FIGURE 3: 2M v8 Concurrent SuperFlash Dual-Ban			

FIGURE 3: 2M x8 Concurrent SuperFlash Dual-Bank Memory Organization






FIGURE 4: Pin Assignments for 56-ball LFBGA (8mm x 10mm)




FIGURE 5: Pin Assignments for 62-ball LFBGA (8mm x 10mm)



TABLE 3: Pin Description

Symbol	Pin Name	Functions
A_{MS}^1 to A_0	Address Inputs	To provide flash address, A ₁₉ -A ₀ . To provide PSRAM address, A _{MS} -A ₀
DQ ₁₄ -DQ ₀	Data Inputs/Outputs	To output data during Read cycles and receive input data during Write cycles. Data is internally latched during a flash Erase/Program cycle. The outputs are in tri-state when OE# is high or BES1# is high or BES2 is low and BEF# is high.
DQ ₁₅ /A ₋₁	Data Input/Output and LBS Address	DQ_{15} is used as data I/O pin when in x16 mode (CIOF = "1") A ₋₁ is used as the LBS address pin when in x8 mode (CIOF = "0")
BEF#	Flash Memory Bank Enable	To activate the Flash memory bank when BEF# is low
BES1#	PSRAM Memory Bank Enable	To activate the PSRAM memory bank when BES1# is low
BES2	PSRAM Memory Bank Enable	To activate the PSRAM memory bank when BES2 is high
OEF# ²	Output Enable	To gate the data output buffers for Flash ² only
OES# ²	Output Enable	To gate the data output buffers for PSRAM ² only
WEF# ²	Write Enable	To control the Write operations for Flash ² only
WES# ²	Write Enable	To control the Write operations for PSRAM ² only
OE#	Output Enable	To gate the data output buffers
WE#	Write Enable	To control the Write operations
CIOF ³	Byte Selection for Flash	When low, select Byte mode. When high, select Word mode.
UBS#	Upper Byte Control (PSRAM)	To enable DQ ₁₅ -DQ ₈
LBS#	Lower Byte Control (PSRAM)	To enable DQ7-DQ0
WP#	Write Protect	To protect and unprotect the bottom 8 KWord (4 sectors) from Erase or Program operation
RST#	Reset	To Reset and return the device to Read mode
RY/BY#	Ready/Busy#	To output the status of a Program or Erase Operation RY/BY# is a open drain output, so a $10K\Omega - 100K\Omega$ pull-up resistor is required to allow RY/BY# to transition high indicating the device is ready to read.
V_{SSF}^2	Ground	Flash ² only
V_{SSS}^2	Ground	PSRAM ² only
V _{SS}	Ground	
V_{DDF}	Power Supply (Flash)	2.7-3.3V Power Supply to Flash only
V _{DDS}	Power Supply (PSRAM)	2.7-3.3V Power Supply to PSRAM only
NC	No Connection	Unconnected pins

1. A_{MS} = Most Significant Address

 $A_{MS} = A_{17} \text{ for SST34HF1641J and } A_{18} \text{ for SST34HF1681J}$ 2. LSE package only 3. L1PE package only

T3.1 1336



TABLE 4: Operational Modes Selection

										DQ ₁₅₋₈
Mode	BEF# ¹	BES1# ^{1,2}	BES2 ^{1,2}	OE# ^{2,3}	WE# ^{2,3}	LBS# ²	UBS# ²	DQ ₇₋₀	$CIOF = V_{IH}$	CIOF = V _{IL}
Full Standby	VIH	V _{IH}	Х	Х	Х	Х	Х	HIGH-Z	HIGH-Z	HIGH-Z
		Х	VIL	Х	Х	Х	Х			
Output Disable	VIH	VIL	V _{IH}	VIH	VIH	Х	Х	HIGH-Z	HIGH-Z	HIGH-Z
		VIL	V _{IH}	Х	Х	V _{IH}	VIH			
	VIL	V _{IH}	Х	V _{IH}	V _{IH}	Х	Х	HIGH-Z	HIGH-Z	HIGH-Z
		Х	VIL							
Flash Read	VIL	V _{IH}	Х	VIL	V _{IH}	Х	Х	D _{OUT}	D _{OUT}	DQ ₁₄₋₈ = HIGH-Z
		Х	VIL							$DQ_{15} = A_{-1}$
Flash Write	VIL	V _{IH}	Х	V _{IH}	VIL	Х	Х	D _{IN}	D _{IN}	DQ ₁₄₋₈ = HIGH-Z
		Х	VIL							$DQ_{15} = A_{-1}$
Flash Erase	VIL	V _{IH}	Х	V _{IH}	VIL	Х	Х	Х	х	Х
		Х	VIL							
PSRAM Read	V _{IH}	VIL	V _{IH}	VIL	V _{IH}	VIL	VIL	D _{OUT}	D _{OUT}	D _{OUT}
						V _{IH}	VIL	HIGH-Z	D _{OUT}	D _{OUT}
						VIL	VIH	D _{OUT}	HIGH-Z	HIGH-Z
PSRAM Write	VIH	VIL	V _{IH}	Х	VIL	VIL	VIL	D _{IN}	D _{IN}	D _{IN}
						V _{IH}	VIL	HIGH-Z	D _{IN}	D _{IN}
						VIL	V _{IH}	D _{IN}	HIGH-Z	HIGH-Z
Product Identification ⁴	V _{IL}	V _{IH}	V _{IL}	V _{IL}	V _{IH}	х	х		cturer's ID ⁵ rice ID ⁵	

1. Do not apply BEF# = V_{IL} , BES1# = V_{IL} and BES2 = V_{IH} at the same time

2. X can be V_{IL} or V_{IH} , but no other value.

3. OE# = OEF# and OES#

WE# = WEF# and WES# for LSE package only

4. Software mode only

5. With A_{19} - $A_{18} = V_{IL}$, SST Manufacturer's ID = BFH, is read with A_0 =0,

SST34HF16x1J Device ID = 734BH, is read with $A_0=1$

T4.1 1336

Command Sequence	1st Write		2nd Write		3rd Bus Write Cycle		4th Bus Write Cycle		5th Write		6th Bus Write Cycle	
Sequence	Addr ¹	Data ²	Addr ¹	Data ²	Addr ¹	Data ²	Addr ¹	Data ²	Addr ¹	Data ²	Addr ¹	Data ²
Program	555H	AAH	2AAH	55H	555H	A0H	WA ³	Data				
Sector-Erase	555H	AAH	2AAH	55H	555H	80H	555H	AAH	2AAH	55H	SA _X ⁴	30H
Block-Erase	555H	AAH	2AAH	55H	555H	80H	555H	AAH	2AAH	55H	BA _X ⁴	50H
Chip-Erase	555H	AAH	2AAH	55H	555H	80H	555H	AAH	2AAH	55H	555H	10H
Erase-Suspend	XXXXH	B0H										
Erase-Resume	XXXXH	30H										
Query Sec ID ⁵	555H	AAH	2AAH	55H	555H	88H						
User Security ID Program	555H	AAH	2AAH	55H	555H	A5H	SIWA ⁶	Data				
User Security ID Program Lock-out ⁷	555H	AAH	2AAH	55H	555H	85H	ХХН	0000H				
Software ID Entry ⁸	555H	AAH	2AAH	55H	ВК _Х 9 555Н	90H						
CFI Query Entry	555H	AAH	2AAH	55H	ВК _Х 9 555Н	98H						
Software ID Exit/ CFI Exit Sec ID Exit ^{10,11}	555H	AAH	2AAH	55H	555H	F0H						

TABLE

T5.4 1336 1. Address format A₁₀-A₀ (Hex), Addresses A₁₉-A₁₁ can be V_{IL} or V_{IH}, but no other value, for the command sequence when in x16 mode. When in x8 mode, Addresses A₁₉-A₁₂, Address A_{.1} and DQ₁₄-DQ₈ can be V_{IL} or V_{IH}, but no other value, for the command sequence.

2. DQ₁₅-DQ₈ can be V_{IL} or V_{IH}, but no other value, for the command sequence

F0H

3. WA = Program word/byte address

4. SA_X for Sector-Erase; uses A₁₉-A₁₁ address lines

ХХН

BA_X for Block-Erase; uses A₁₉-A₁₅ address lines

- 5. For SST34HF16x1J, SST ID is read with $A_4 = 0$ (Address range = 00000H to 00007H), User ID is read with $A_4 = 1$ (Address range = 00010H to 00017H). Lock Status is read with $A_7 - A_0 = 000FFH$. Unlocked: $DQ_3 = 1$ / Locked: $DQ_3 = 0$.
- 6. SIWA = User Security ID Program word/byte address For SST34HF16x1J, valid Word-Addresses for User Sec ID are from 00010H-00017H. All 4 cycles of User Security ID Program and Program Lock-out must be completed before going back to Read-Array mode.
- 7. The User Security ID Program Lock-out command must be executed in x16 mode (CIOF=VIH).

8. The device does not remain in Software Product Identification mode if powered down.

9. A_{19} and $A_{18} = V_{IL}$

Software ID Exit/

CFI Exit Sec ID Exit^{10,11}

- 10. Both Software ID Exit operations are equivalent
- 11. If users never lock after programming, User Sec ID can be programmed over the previously unprogrammed bits (data=1) using the User Sec ID mode again (the programmed "0" bits cannot be reversed to "1"). For SST34HF16x1J, valid Word-Addresses for User Sec ID are from 00010H-00017H.



TABLE 6: CFI QUERY IDENTIFICATION STRING¹

Address x16 Mode	Address x8 Mode	Data ²	Description	
10H	20H	0051H	Query Unique ASCII string "QRY"	
11H	22H	0052H		
12H	24H	0059H		
13H	26H	001H	Primary OEM command set	
14H	28H	007H		
15H	2AH	0000H	Address for Primary Extended Table	
16H	2CH	0000H		
17H	2EH	0000H	Alternate OEM command set (00H = none exits)	
18H	30H	0000H		
19H	32H	0000H	Address for Alternate OEM extended Table (00H - none exits)	
1AH	34H	0000H		
	I.			T6.0 1252

1. Refer to CFI publication 100 for more details.

2. In x8 mode only the lower byte of data is output.

TABLE 7: SYSTEM INTERFACE INFORMATION

Address x16 Mode	Address x8 Mode	Data ¹	Description
1BH	36H	0027H	V _{DD} Min (Program/Erase) DQ ₇ .DQ ₄ : Volts, DQ ₃ -DQ ₀ : 100 Millivolts
1CH	38H	0036H	V _{DD} Max (Program/Erase) DQ ₇ -DQ ₄ : Volts, DQ ₃ -DQ ₀ : 100 Millivolts
1DH	3AH	0000H	V_{DD} Min (00H = No V_{DD} pin)
1EH	3CH	0000H	V_{DD} Max (00H = No V_{DD} pin)
1FH	3EHh	0004H	Typical time out for Program $2^{N} \mu s$ ($2^{4} = 16 \mu s$)
20H	40H	0000H	Typical time out for min size buffer program $2^{N} \mu s$ (00H = not supported)
21H	42H	0004H	Typical time out for individual Sector-/Block-Erase 2 ^N ms (2 ^N = 16 ms)
22H	44H	0006H	Typical time out for Chip-Erase 2^{N} ms (2^{6} = 64 ms)
23H	46H	0001H	Maximum time out for Program 2^{N} time typical ($2^{1} \times 2^{4} - 32 \mu s$)
24H	48H	0000H	Maximum time out for buffer program 2 ^N time typical
25H	4AH	0001H	Maximum time out for individual Sector-Block-Erase 2 ^N time typical (2 ¹ x 2 ⁴ - 32 ms)
26H	4CH	0001H	Maximum time out for individual Chip-Erase 2 ^N time typical (2 ¹ x 2 ⁶ - 128 ms)

1. In x8 mode, only the lower byte of data is output.

T7.0 1252



TABLE 8: SYSTEM INTERFACE INFORMATION

Address x16 Mode	Address x8 Mode	Data ¹	Description
27H	4EH	0015H	Device size = 2^{N} Bytes (15H = 21; 2^{21} = 2 MByte)
28H	50H	0002H	Flash Device Interface description; 0002H = x8/x16 asynchronous interface
29H	52H	0000H	
2AH	54H	00000H	Maximum number of bytes in multi-byte write = 2 ^N (00H = not supported)
2BH	56H	0000H	
2CH	58H	0002H	Number of Erase Sector/Block sizes supported by device
2DH	5AH	00FFH	Sector Information (y + 1 = Number of sectors; z x 256B = sector size)
2EH	5CH	0001H	y = 511 + 1 = 512 sectors (01FFH = 512)
2FH	5EH	0010H	
30H	60H	0000H	z = 16 x 256 Bytes = 4 KByte/sector (0010H = 16)
31H	62H	001FH	Block Information (y + 1 = Number of blocks; z x 256B = block size)
32H	64H	0000H	y = 31 + 1 = 32 blocks (001FH = 31)
33H	66H	0000H	
34H	68H	0001H	z = 256 x 256 Bytes = 64 KByte/block (0100H = 256)

1. In x8 mode, only the lower byte of data is output.

T8.0 1252



ELECTRICAL CHARACTERISTICS

Absolute Maximum Stress Ratings (Applied conditions greater than those listed under "Absolute Maximum Stress Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these conditions or conditions greater than those defined in the operational sections of this data sheet is not implied. Exposure to absolute maximum stress rating conditions may affect device reliability.)

Operating Temperature	
Storage Temperature	65°C to +125°C
D. C. Voltage on Any Pin to Ground Potential	$\dots \dots $
Transient Voltage (<20 ns) on Any Pin to Ground Potential	
Package Power Dissipation Capability (T _A = 25°C)	1.0W
Surface Mount Solder Reflow Temperature	260°C for 10 seconds
Output Short Circuit Current ²	50 mA

1. $V_{DD} = V_{DDF}$ and V_{DDS}

2. Outputs shorted for no more than one second. No more than one output shorted at a time.

Operating Range

Range	Ambient Temp	V _{DD}
Extended	-20°C to +85°C	2.7-3.3V

AC Conditions of Test

Input Rise/Fall Time	5 ns
Output Load	C _L = 30 pF
See Figures 22 and 23	



DC Characteristics

TABLE 9: DC Operating Characteristics ($V_{DD} = V_{DDF}$ and $V_{DDS} = 2.7-3.3V$)

		L	imits		
Symbol	Parameter	Min	Max	Units	Test Conditions
I _{DD} ¹	Active V _{DD} Current				Address input = V_{ILT}/V_{IHT} , at f=5 MHz,
					V _{DD} =V _{DD} Max, all DQs open
	Read				OE#=V _{IL} , WE#=V _{IH}
	Flash		35	mA	BEF#=V _{IL} , BES1#=V _{IH} , or BES2=V _{IL}
	PSRAM		30	mA	BEF#=V _{IH} , BES1#=V _{IL} , BES2=V _{IH}
	Concurrent Operation		60	mA	BEF#=V _{IH} , BES1#=V _{IL} , BES2=V _{IH}
	Write ²				WE#=V _{IL}
	Flash		40	mA	$BEF \texttt{\#=V_{IL}, BES1} \texttt{\#=V_{IH}, or BES2=V_{IL}, OE} \texttt{\#=V_{IH}}$
	PSRAM		30	mA	BEF#=V _{IH} , BES1#=V _{IL} , BES2=V _{IH}
I _{SB}	Standby V _{DD} Current		115	μA	V _{DD} = V _{DD} Max, BEF#=BES1#=V _{IHC} , BES2=V _{ILC}
I _{RT}	Reset V _{DD} Current		30	μA	RST#=GND
ILI	Input Leakage Current		1	μA	V _{IN} =GND to V _{DD} , V _{DD} =V _{DD} Max
I _{LIW}	Input Leakage Current		10	μA	WP#=GND to V _{DD} , V _{DD} =V _{DD} Max
	on WP# pin and RST# pin				RST#=GND to V _{DD} , V _{DD} =V _{DD} Max
I _{LO}	Output Leakage Current		10	μA	V_{OUT} =GND to V_{DD} , V_{DD} = V_{DD} Max
V _{IL}	Input Low Voltage		0.8	V	V _{DD} =V _{DD} Min
V _{ILC}	Input Low Voltage (CMOS)		0.3	V	V _{DD} =V _{DD} Max
VIH	Input High Voltage	0.7 V _{DD}		V	V _{DD} =V _{DD} Max
VIHC	Input High Voltage (CMOS)	V _{DD} -0.3		V	V _{DD} =V _{DD} Max
V _{OLF}	Flash Output Low Voltage		0.2	V	I _{OL} =100 μA, V _{DD} =V _{DD} Min
V _{OHF}	Flash Output High Voltage	V _{DD} -0.2		V	I _{OH} =-100 μA, V _{DD} =V _{DD} Min
V _{OLP}	PSRAM Output Low Voltage		0.4	V	$IOL = 1 \text{ mA}, V_{DD} = V_{DD} \text{ Min}$
V _{OHP}	PSRAM Output High Voltage	2.2		V	IOH =-500 μ A, V _{DD} =V _{DD} Min

1. Address input = V_{ILT}/V_{IHT} , $V_{DD}=V_{DD}$ Max (See Figure 22)

2. I_{DD} active while Erase or Program is in progress.

T9.1 1336

TABLE 10: Recommended System Power-up Timings

Symbol	Parameter	Minimum	Units
T _{PU-READ} ¹	Power-up to Read Operation	100	μs
T _{PU-WRITE} ¹	Power-up to Write Operation	100	μs
			T10.0 1336

1. This parameter is measured only for initial qualification and after a design or process change that could affect this parameter.

TABLE 11: Capacitance (T_A = 25°C, f=1 Mhz, other pins open)

Parameter	Description	Test Condition	Maximum
C _{I/O} ¹	I/O Pin Capacitance	$V_{I/O} = 0V$	20 pF
C _{IN} ¹	Input Capacitance	$V_{IN} = 0V$	16 pF
			T11.0 1336

1. This parameter is measured only for initial qualification and after a design or process change that could affect this parameter.



TABLE 12: Flash Reliability Characteristics

Symbol	Parameter	Minimum Specification	Units	Test Method
N _{END} ¹	Endurance	10,000	Cycles	JEDEC Standard A117
T _{DR} ¹	Data Retention	100	Years	JEDEC Standard A103
I _{LTH} 1	Latch Up	100 + I _{DD}	mA	JEDEC Standard 78

T12.0 1336

1. This parameter is measured only for initial qualification and after a design or process change that could affect this parameter.

AC Characteristics

TABLE 13: PSRAM Read Cycle Timing Parameters

		Min	Мах	Units
T _{RCS}	Read Cycle Time	70		ns
T _{AAS}	Address Access Time		70	ns
T _{BES}	Bank Enable Access Time		70	ns
T _{OES}	Output Enable Access Time		35	ns
T _{BYES}	UBS#, LBS# Access Time		70	ns
T _{BLZS} ¹	BES# to Active Output	0		ns
T _{OLZS} ¹	Output Enable to Active Output	0		ns
T _{BYLZS} ¹	UBS#, LBS# to Active Output	0		ns
T _{BHZS} ¹	BES# to High-Z Output		25	ns
T _{OHZS} ¹	Output Disable to High-Z Output		25	ns
T _{BYHZS} ¹	UBS#, LBS# to High-Z Output		35	ns
T _{OHS}	Output Hold from Address Change	10		ns

T13.0 1336

1. This parameter is measured only for initial qualification and after a design or process change that could affect this parameter.

TABLE 14: PSRAM Write Cycle Timing Parameters

Symbol	Parameter	Min	Max	Units
T _{WCS}	Write Cycle Time	70		ns
T _{BWS}	Bank Enable to End-of-Write	60		ns
T _{AWS}	Address Valid to End-of-Write	60		ns
T _{ASTS}	Address Set-up Time	0		ns
T _{WPS}	Write Pulse Width	60		ns
T _{WRS}	Write Recovery Time	0		ns
T _{BYWS}	UBS#, LBS# to End-of-Write	50		ns
T _{ODWS}	Output Disable from WE# Low		30	ns
T _{OEWS}	Output Enable from WE# High	0		ns
T _{DSS}	Data Set-up Time	30		ns
T _{DHS}	Data Hold from Write Time	0		ns

T14.0 1336



Symbol	Parameter	Min	Мах	Units
T _{RC}	Read Cycle Time	70		ns
T_{CE}	Chip Enable Access Time		70	ns
T _{AA}	Address Access Time		70	ns
T _{OE}	Output Enable Access Time		35	ns
T _{CLZ} ¹	BEF# Low to Active Output	0		ns
T _{OLZ} 1	OE# Low to Active Output	0		ns
T _{CHZ} ¹	BEF# High to High-Z Output		20	ns
T _{OHZ} ¹	OE# High to High-Z Output		20	ns
T _{OH} 1	Output Hold from Address Change	0		ns
T _{RP} ¹	RST# Pulse Width	500		ns
T _{RHR} ¹	RST# High Before Read	50		ns
T _{RY} ^{1,2}	RST# Pin Low to Read		20	μs
				T15.0 1336

TABLE 15: Flash Read Cycle Timing Parameters V_{DD} = 2.7-3.3V

1. This parameter is measured only for initial qualification and after the design or process change that could affect this parameter.

2. This parameter applies to Sector-Erase, Block-Erase and Program operations. This parameter does not apply to Chip-Erase.

TABLE 16: Flash P	Program/Erase Cycle	Timing Parameters
-------------------	---------------------	-------------------

Symbol	Parameter	Min	Max	Units
T _{BP}	Program Time		10	μs
T _{AS}	Address Setup Time	0		ns
T _{AH}	Address Hold Time	40		ns
T _{CS}	WE# and BEF# Setup Time	0		ns
Т _{СН}	WE# and BEF# Hold Time	0		ns
T _{OES}	OE# High Setup Time	0		ns
T _{OEH}	OE# High Hold Time	10		ns
T _{CP}	BEF# Pulse Width	40		ns
T _{WP}	WE# Pulse Width	40		ns
T _{WPH} ¹	WE# Pulse Width High	30		ns
T _{CPH} ¹	BEF# Pulse Width High	30		ns
T _{DS}	Data Setup Time	30		ns
T _{DH} ¹	Data Hold Time	0		ns
T _{IDA} 1	Software ID Access and Exit Time		150	ns
T _{ES}	Erase-Suspend Latency		10	μs
$T_{BY}^{1,2}$	RY/BY# Delay Time	90		ns
T_{BR}^{1}	Bus# Recovery Time		1	μs
T_{SE}	Sector-Erase		25	ms
T_{BE}	Block-Erase		25	ms
T _{SCE}	Chip-Erase		50	ms

1. This parameter is measured only for initial qualification and after a design or process change that could affect this parameter.

2. This parameter applies to Sector-Erase, Block-Erase, and Program operations.

This parameter does not apply to Chip-Erase operations.

T16.1 1336






FIGURE 6: PSRAM Read Cycle Timing Diagram




FIGURE 7: PSRAM Write Cycle Timing Diagram (WE# Controlled)¹

16 Mbit Concurrent SuperFlash + 4/8 Mbit PSRAM ComboMemory SST34HF1641J / SST34HF1681J








FIGURE 8: PSRAM Write Cycle Timing Diagram (UBS#, LBS# Controlled)¹ x16 PSRAM ONLY










FIGURE 10: Flash WE# Controlled Program Cycle Timing Diagram for Word Mode (For Byte Mode A₋₁ = Address Input)









FIGURE 11: Flash BEF# Controlled Program Cycle Timing Diagram for Word Mode (For Byte Mode A₋₁ = Address Input)



(For Byte Mode A_{-1} = Address Input)












FIGURE 14: Flash WE# Controlled Chip-Erase Timing Diagram for Word Mode (For Byte Mode A₋₁ = Don't Care)





(For Byte Mode A₋₁ = Don't Care)



25

FIGURE 16: Flash WE# Controlled Sector-Erase Timing Diagram for Word Mode (For Byte Mode A₋₁ = Don't Care)








FIGURE 17: Flash Software ID Entry and Read for Word Mode (For Byte Mode $A_{-1} = 0$)













FIGURE 21: RST# Timing (during Sector- or Block-Erase operation)

16 Mbit Concurrent SuperFlash + 4/8 Mbit PSRAM ComboMemory SST34HF1641J / SST34HF1681J










FIGURE 23: A Test Load Example






FIGURE 24: Program Algorithm






FIGURE 25: Wait Options






FIGURE 26: Software Product ID/CFI/Sec ID Command Flowcharts

16 Mbit Concurrent SuperFlash + 4/8 Mbit PSRAM ComboMemory SST34HF1641J / SST34HF1681J






FIGURE 27: Software Sec ID/CFI/ Exit/Sec ID Exit Command Flowcharts







FIGURE 28: Erase Command Sequence



PRODUCT ORDERING INFORMATION



1. Environmental suffix "E" denotes non-Pb solder. SST non-Pb solder devices are "RoHS Compliant".

Valid combinations for SST34HF1641J

SST34HF1641J-70-4E-L1PE SST34HF1641J-70-4E-LSE

Valid combinations for SST34HF1681J

SST34HF1681J-70-4E-L1PE SST34HF1681J-70-4E-LSE

Note: Valid combinations are those products in mass production or will be in mass production. Consult your SST sales representative to confirm availability of valid combinations and to determine availability of new combinations.



PACKAGING DIAGRAMS




FIGURE 29: 56-Ball Low-Profile, Fine-Pitch Ball Grid Array (LFBGA) 8mm x 10mm SST Package Code: L1PE

16 Mbit Concurrent SuperFlash + 4/8 Mbit PSRAM ComboMemory SST34HF1641J / SST34HF1681J



Data Sheet




FIGURE 30: 62-Ball Low-Profile, Fine-Pitch Ball Grid Array (LFBGA) 8mm x 10mm SST Package Code: LSE

TABLE 17: Revision History

Number	Description	Date
00	Initial Release of PSRAM pulled from S71252	Aug 2006

Silicon Storage Technology, Inc. • 1171 Sonora Court • Sunnyvale, CA 94086 • Telephone 408-735-9110 • Fax 408-735-9036 www.SuperFlash.com or www.sst.com