Ordering number: EN 5060

Thick Film Hybrid IC

SANYO

No. 5060

STK401-100

2-Channel, 60W min. AF Power Amplifier (Split Power Supply)

Overview

The STK401-100 is a thick-film audio power amplifier IC belonging to a series in which all devices are pin compatible. This allows a single PCB design to be used to construct amplifiers of various output capacity simply by changing hybrid ICs. Also, this series is part of a new, larger series that comprises mutually similar devices with the same pin compatibility. This makes possible the development of a 2-channel amplifier from a 3-channel amplifier using the same PCB. In addition, this new series features 6/3Ω drive in order to support the low impedance of modern speakers.

Features

- Pin compatible
  STK400-000 series (3-channel/single package)
  ↓
  STK401-000 series (2-channel/single package)
- Output load impedance R_L = 6/3Ω supported
- New pin assignment
  Pin configuration has been grouped into individual blocks of inputs, outputs and supply lines, minimizing the adverse effects of pattern layout on operating characteristics.
- Few external components
  In comparison with existing series, external bootstrap resistors and capacitors can be eliminated.

Package Dimensions

Unit: mm

4029



Specifications

Maximum Ratings at Ta = 25°C

Parameter	Symbol	Conditions	Ratings	Unit
Maximum supply voltage	V_{CC} max		±51	V
Thermal resistance	θj-c	Per power transistor	1.4	°C/W
Junction temperature	Tj		150	°C
Operating substrate temperature	Tc		125	°C
Storage temperature	Tstg		–30 to +125	°C
Available time for load short-circuit	t_s	V_{CC} = ±35V, R_L = 6Ω, f = 50Hz, P_O = 60W	1	s

Operating Characteristics at Ta = 25°C, R_L = 6Ω (noninductive load), Rg = 600Ω, VG = 40dB

Parameter	Symbol	Conditions	min	typ	max	Unit
Quiescent current	I_{CCO}	V_{CC} = ±42V	20	60	100	mA
Output power	P_O(1)	V_{CC} = ±35V, f = 20Hz to 20kHz, THD = 0.4%	60	65	–	W
	P_O(2)	V_{CC} = ±27V, f = 1kHz, THD = 1.0%, R_L = 3Ω	60	65	–	W
Total harmonic distortion	THD(1)	V_{CC} = ±35V, f = 20Hz to 20kHz, P_O = 1.0W	–	–	0.4	%
	THD(2)	V_{CC} = ±35V, f = 1kHz, P_O = 20W	–	0.02	–	%
Frequency response	f_L, f_H	V_{CC} = ±35V, P_O = 1.0W, $^{+0}_{-3}$dB	–	20 to 50k	–	Hz
Input impedance	r_i	V_{CC} = ±35V, f = 1kHz, P_O = 1.0W	–	55	–	kΩ
Output noise voltage	V_{NO}	V_{CC} = ±42V, Rg = 10kΩ	–	–	1.2	mVrms
Neutral voltage	V_N	V_{CC} = ±42V	–70	0	+70	mV

Notes.
All tests are made using a constant-voltage supply unless otherwise specified.
Available time for load short-circuit and output noise voltage are measured using the transformer supply specified below.
The output noise voltage is the peak value of an average-reading meter with an rms value scale (VTVM). A regulated AC supply (50Hz) should be used to eliminate the effects of AC primary line flicker noise.

Specified Transformer Supply (MG-250 or Equivalent)



Equivalent Circuit



Sample PCB Layout for 2-Channel or 3-Channel Amplifiers



Copper (Cu) foil surface
Pin 6 of STK400-000 series devices corresponds to pin 1 of STK401-000 series devices.

Sample Application Circuit



Unit (resistance: Ω, capacitance: F)

A1537

External Component Description

C1, C11	Input coupling capacitors. For DC blocking. Since capacitor reactance becomes larger at lower frequencies, the output noise can be adversely affected by signal source resistance-dependent 1/f noise. In this case, a lower reactance value should be chosen. In order to remove pop noise at power-on, larger values of capacitance should be chosen for C1 and C11, which determine the input time constant, and smaller values for C3 and C13 in the NF circuit.
C2, C12	Input filter capacitors. These, together with R1 and R11, form filters to reduce high-frequency noise.
C3, C13	NF capacitors. These determine the low-side cutoff frequency. $f_L = \frac{1}{2\pi \times C3\,(C13) \times R3\,(R13)}$ Large values should be chosen for C3 and C13 to maintain voltage gain at low frequencies. However, because this would tend to increase the shock noise at power-on, values larger than absolutely necessary should be avoided.
C4, C14	Oscillation prevention capacitors. These increase stability against oscillation at large output signals and high temperature.
C5, C15	Oscillation prevention capacitors. Mylar capacitors are recommended for their excellent thermal and frequency characteristics.
C6, C7	Oscillation prevention capacitors. These should be inserted as close as possible to the IC supply pins to reduce supply impedance and hence provide stable IC operation. Electrolytic capacitors are recommended.
C8, C9	Decoupling capacitors. These, together with R8 and R9, form time constant circuits that remove shock noise and ripple voltage from the supply, preventing any noise being coupled to the inputs.
R1, R11	Input filter resistors.
R2, R12	Input bias resistors. These are used to bias the input pins at zero potential. The input impedance is largely determined by this resistance.
R3, R13 R4, R14	Voltage-gain VG setting resistors. VG = 40dB is recommended using R3, R13 = 560Ω, and R4, R14 = 56kΩ. Gain adjustments are best made using R3 and R13. If gain adjustments are made using R4 and R14, then set R2, R12 = R4, R14 to maintain V_N balance stability.
R5, R15	Oscillation prevention resistors.
R6, R16	Oscillation prevention resistors. The power dissipated in these resistors is dependent on the frequency, as given below. $P\,R6(R16) = \left(\frac{V_{CC}\,max/\sqrt{2}}{1/2\pi f \times C5\,(C15) + R6\,(R16)}\right)^2 \times R6\,(R16)$ where f is the output signal frequency upper limit.
R7, R17	Output resistors. These increase the load short-circuit withstand capacity under large output signals.
R8, R9	Ripple filter resistors. P_O max, ripple rejection and supply power-on shock noise are all affected by this resistance. These resistors should be chosen taking into consideration both the function they perform as predriver transistor limiting resistors during load short circuits and the peak current that flows through them when charging C8 and C9.
L1, L2	Oscillation prevention coils. These correct the phase difference caused by capacitive loads and increase stability against oscillation.

Series Configuration

3-channel amplifier Type Nos.	Rated output	2-channel amplifier Type Nos.	Rated output	THD [%] f = 20Hz to 20kHz	Supply voltage [V][1]			
					V_{CC} max1	V_{CC} max2	$V_{CC}1$	$V_{CC}2$
STK400-010	10W × 3	STK401-010	10W × 2	0.4	–	±26	±17.5	±14
STK400-020	15W × 3	STK401-020	15W × 2		–	±29	±20	±16
STK400-030	20W × 3	STK401-030	20W × 2		–	±34	±23	±19
STK400-040	25W × 3	STK401-040	25W × 2		–	±36	±25	±21
STK400-050	30W × 3	STK401-050	30W × 2		–	±39	±26	±22
STK400-060	35W × 3	STK401-060	35W × 2		–	±41	±28	±23
STK400-070	40W × 3	STK401-070	40W × 2		–	±44	±30	±24
STK400-080	45W × 3	STK401-080	45W × 2		–	±45	±31	±25
STK400-090	50W × 3	STK401-090	50W × 2		–	±47	±32	±26
STK400-100	60W × 3	STK401-100	60W × 2		–	±51	±35	±27
STK400-110	70W × 3	STK401-110	70W × 2		±56.0	–	±38	–
–	–	STK401-120	80W × 2		±61.0	–	±42	–
–	–	STK401-130	100W × 2		±65.0	–	±45	–
–	–	STK401-140	120W × 2		±74.0	–	±51	–

1. V_{CC} max1 (R_L = 6Ω), V_{CC} max2 (R_L = 3 to 6Ω), $V_{CC}1$ (R_L = 6Ω), $V_{CC}2$ (R_L = 3Ω)

Sample Designs using a Common PCB



External Circuit Diagram



Unit (resistance: Ω, capacitance: F)

A03543

Heatsink Design Considerations

The heatsink thermal resistance, θc-a, required to dissipate the STK401-100 device total power dissipation, Pd, is determined as follows:

Condition 1: IC substrate temperature not to exceed 125°C.

$$Pd \times \theta c\text{-}a + Ta < 125°C \quad \ldots\ldots (1)$$

where Ta is the guaranteed maximum ambient temperature.

Condition 2: Power transistor junction temperature, Tj, not to exceed 150°C.

$$Pd \times \theta c\text{-}a + Pd/N \times \theta j\text{-}c + Ta < 150°C \quad \ldots\ldots (2)$$

where N is the number of power transistors and θj-c is the power transistor thermal resistance per transistor. Note that the power dissipated per transistor is the total, Pd, divided evenly among the N power transistors.

Expressions (1) and (2) can be rewritten making θc-a the subject.

$$\theta c\text{-}a < (125 - Ta)/Pd \quad \ldots\ldots (1)'$$

$$\theta c\text{-}a < (150 - Ta)/Pd - \theta j\text{-}c/N \quad \ldots\ldots (2)'$$

The heatsink required must have a thermal resistance that simultaneously satisfies both expressions.

The heatsink thermal resistance can be determined from (1)′ and (2)′ once the following parameters have been defined.

- Supply voltage
- Load resistance
- Guaranteed maximum ambient temperature

The total device power dissipation when STK401-100 $V_{CC} = \pm 35V$ and $R_L = 6\Omega$, for a continuous sine wave signal, is a maximum of 84W, as shown in Figure 1.

When estimating the power dissipation for an actual audio signal input, the rule of thumb is to select Pd corresponding to 1/10 P_O max (within safe limits) for a continuous sine wave input. For example, from Figure 1,

$$Pd = 52.2W \text{ (for } 1/10\ P_O \text{ max} = 6W)$$

The STK401-100 has 4 power transistors, and the thermal resistance per transistor, θj-c, is 1.4°C/W. If the guaranteed maximum ambient temperature, Ta, is 50°C, then the required heatsink thermal resistance, θc-a, is:

$$\text{From expression (1)': } \theta c\text{-}a < (125 - 50)/52.2 < 1.43$$

$$\text{From expression (2)': } \theta c\text{-}a < (150 - 50)/52.2 - 1.4/4 < 1.56$$

Therefore, to satisfy both expressions, the required heatsink must have a thermal resistance less than 1.43°C/W.

Similarly, when STK401-100 $V_{CC} = \pm 27V$ and $R_L = 3\Omega$, from Figure 2:

$$Pd = 56.5W \text{ (for } 1/10\ P_O \text{ max} = 6W)$$

From expression (1)′: θc-a < (125 − 50)/56.5
< 1.32

From expression (2)′: θc-a < (150 − 50)/56.5 − 1.4/4
< 1.41

Therefore, to satisfy both expressions, the required heatsink must have a thermal resistance less than 1.32°C/W.

This heatsink design example is based on a constant-voltage supply, and should be verified within your specific set environment.

Figure 1. Pd — P_O



Figure 2. Pd — P_O



THD — P_O



THD — P_O



P_O — Vin



P_O — f



$P_O - V_{CC}$



VG — f



VG — f



$I_{CCO}, V_N - Tc$



$I_{CCO}, V_N - V_{CC}$