



## CCD SENSORS ANALOG PROCESSOR IC


- SERIAL BUS CONTROL

### VIDEO

- CORRELATED DOUBLE SAMPLING OF THE CCD SIGNAL
- DIGITALLY CONTROLLED VARIABLE AMPLIFIER AND BLACK CLAMP LEVEL
- 8 BITS PIXEL RATE ADC

### AUDIO

- MICROPHONE PREAMP WITH SWITCHABLE AGC (RANGE 34dB - 60dB) OR FIXED GAIN




### DESCRIPTION

The chip integrates the analog functions needed in a CCD Video Camera, more particularly for video-conferencing purpose.

The CCD signal is sampled, amplified to a useful level and digitized by an 8 bits ADC. The gain of the amplifier and the black level clamp can be adjusted by a serial bus.

The audio microphone preamplifier allows a microphone to be connected to the chip, which outputs a differential audio line level signal ready for digital conversion or straight amplification. The preamplifier incorporates an AGC to adapt to the income signal level. The AGC is switchable ON/OFF by the serial interface.


### PIN CONNECTIONS



## PINOUT DESCRIPTION

| Pin | Signal            | Ana./Dig. | Type | Description                                |
|-----|-------------------|-----------|------|--|
| 1   | VAGCIN            | Analog    | I    | Video Variable Gain Input                  |
| 2   | CDS_OUT           | Analog    | O    | CDS Output                                 |
| 3   | CDS_REF           | Analog    | -    | CDS Reference                              |
| 4   | CDS_IN            | Analog    | I    | CDS Input                                  |
| 5   | V <sub>SS</sub>   | Digital   | -    | ADC Data Ground                            |
| 8   | DATA[7]           | Digital   | O    | ADC Output - MSB                           |
| 9   | DATA[6]           | Digital   | O    | ADC Output                                 |
| 10  | DATA[5]           | Digital   | O    | ADC Output                                 |
| 11  | DATA[4]           | Digital   | O    | ADC Output                                 |
| 12  | DATA[3]           | Digital   | O    | ADC Output                                 |
| 13  | DATA[2]           | Digital   | O    | ADC Output                                 |
| 14  | DATA[1]           | Digital   | O    | ADC Output                                 |
| 15  | DATA[0]           | Digital   | O    | ADC Output - LSB                           |
| 16  | V <sub>DD</sub>   | Digital   | -    | ADC Data Supply                            |
| 17  | V <sub>DD</sub>   | Digital   | -    | Digital Supply                             |
| 18  | SDATA_IO          | Digital   | I/O  | Serial Interface Data Wire                 |
| 19  | V <sub>SS</sub>   | Digital   | -    | Digital Ground                             |
| 20  | OB                | Digital   | I    | OB Pulse                                   |
| 21  | FCDS              | Digital   | I    | FCDS Pulse                                 |
| 22  | FS                | Digital   | I    | FS Pulse                                   |
| 23  | SCLK              | Digital   | I    | Serial Bus Clock Wire                      |
| 24  | ADC_CLOCK         | Digital   | I    | ADC Clock Input Pulse                      |
| 25  | GND               | Analog    | -    | Microphone Ground                          |
| 26  | MICRO_IN          | Analog    | -    | Microphone Input                           |
| 27  | MICRO-REF         | Analog    | -    | Microphone Internal Reference              |
| 28  | ACC               | Analog    | -    | Microphone Preamplifier DC Level Capacitor |
| 29  | CAGC              | Analog    | -    | Microphone Preamplifier AGC Capacitor      |
| 30  | AF_OUT+           | Analog    | O    | Microphone Preamplifier Output (diff. +)   |
| 31  | AF_OUT-           | Analog    | O    | Microphone Preamplifier Output (diff. -)   |
| 32  | V <sub>CC</sub>   | Analog    | -    | Microphone Preamplifier Supply             |
| 33  | V <sub>BIAS</sub> | Analog    | -    | Microphone Internal Supply (regulated)     |
| 34  | V <sub>CC</sub>   | Analog    | -    | ADC Supply                                 |
| 35  | GND               | Analog    | -    | ADC Ground                                 |
| 36  | VTOP              | Analog    | -    | ADC Top Reference                          |
| 37  | VBOT              | Analog    | -    | ADC Bottom Reference                       |
| 38  | TEST ONLY         | Analog    | -    | Test only (AGCOUT/ADCIN)                   |
| 39  | AGCLEVEL          | Analog    | -    | Audio AGC Threshold Configuring Pin        |
| 40  | OB_CAP            | Analog    | -    | Black Clamp DC Loop Capacitor              |
| 42  | BLACK_REF         | Analog    | -    | Video Voltage Reference                    |
| 43  | V <sub>CC</sub>   | Analog    | -    | Video Supply                               |
| 44  | GND               | Analog    | -    | Video Ground                               |
| 6-7 | NC                | -         | -    | Not to be connected                        |
| 41  | NC                | -         | -    | Not to be connected                        |

## BLOCK DIAGRAM



0502-02.EPS

## FUNCTIONAL DESCRIPTION

## 1 - Video Section

A CCD signal is provided to the STV0502, via a coupling capacitor, as well as the pulses FS/FCDS. The CDS (Correlated Double Sampling) is performing a clamp of the CCD signal during the FCDS pulse. The signal obtained is then sampled during the FS pulse, and held the rest of the period. The resulting signal is then the difference between the useful pixel level, and the pixel level corresponding to no charge which can vary from one pixel to another. Therefore, the parasitic level offset from one pixel to another is removed.

This signal is DC coupled to the AGC, amplified by a variable gain amplifier, bus controlled (0.07dB step), which gain is in the range +6dB to +23.7dB (17.7dB range). Typically, the amplifier is controlled in order to keep the signal at an optimum level (AGC) to be digitized. An extra 12dB can be added up via a bit of the serial interface. In this case the gain range becomes +18dB up to +36dB.

At this point, the signal is clamped to a Black level during the OB pulse. The black level is 5 bits bus controlled, and its range corresponds to [0 LSB ; 31 LSB] of the ADC. The black level is made with a 5 bits DC frequency DAC, using the same  $V_{BOTTOM}$  and  $V_{TOP}$  voltage references than the ADC for matching purposes. The clamp is made out of a OB pulse sampled comparator between the

DAC output voltage (Black) and the ADC input signal. The comparator has a symmetrical current output charging a capacitor. The obtained voltage is buffered and used as a feedback to the AGC input stage. This clamp makes sure that ADCin is matched to the DAC black setting during the OB pulse, disregarding any offset in the AGC path.

Then the signal is digitized by a fast ADC, clocked at the pixel rate. The output of the chip is then an 8-bit pixel DATA, ready for digital post-processing.

## 2 - Audio Section

The chip integrates a high gain audio amplifier, in order to process low signals coming from a speech microphone, and provide on its output a line level, differential audio signal, for digital conversion, or power amplification. Two modes can be selected : fixed gain mode or AGC mode. In case of AGC mode, a peak detection of the signal is performed in order to regulate the output signal on a defined level of 1.5V<sub>PP</sub> or 1V<sub>PP</sub> (non-diff). This regulated level can be chosen at 1.5V<sub>PP</sub> or 1V<sub>PP</sub> thanks to a pin at respectively ground or supply voltage (a pull-up resistor to supply is already included on chip), for compatibility purposes between the 502 and various back-end chips.

The system includes a Low-Noise fixed amplifier (26dB), and a bias circuitry at the front.

**FUNCTIONAL DESCRIPTION** (continued)

It is followed by a Voltage Controlled Amplifier (range 8dB - 34dB), that can be switched into a fixed 26dB gain amplifier.


The VCA output is differential and 2 buffers are driving the two output pins, with a load impedance down to 5kΩ.

A bias circuitry and an external capacitor (ACC) form a DC feedback loop on the VCA DC bias, in order to correct any DC offset on the VCA output.


Finally, a peak detector (double alternance) is used to compare the output signal with the reference

threshold, to be regulated at. An external capacitor (CAGC) is used for the AGC time constants. If the signal goes above the threshold, a 500μA current is charging the capacitor with a fast reponse time(attack). In case of very big signals, a second charge curreent of about 5mA is given, in order to reduce the period during which the output signal is saturated. Otherwise, a constant 1μA current discharges the capacitor with a slow response time (decay). The capacitor voltage controls the VCA gain. This constitutes the AGC loop.

**Figure 1**



**Figure 2**



**FUNCTIONAL DESCRIPTION** (continued)

**3 - Serial Bus Specification**

It is a 2-wires (data and clock) serial bus, used as a slave.

Clock line is monodirectional (input) and always sent by the master to the chip, whereas Data line is bidirectional (I/O).

There are 3 registers (8 bits), both writable/readable. Each register can be addressed by a 4 bits address word, followed by a R/W bit, and an 8 bits word Data (read/write).

2 main patterns can be sent : Reset Pattern and Read/Write pattern.

**3.1 -Timings and Protocol**

The data bit is taken into account when the clock is rising.

- Reset Pattern : resets all the registers to their default (Power On) values :  
format = 16 \* (data=1) | 2 \* (data=0)  
(total = 18 clocks)
- Read/Write Pattern :  
format = 4 addr bits | R/W bit | 8 data bits  
(total = 13 clocks)

Please note that :

- 1/ On power On conditions, SDATA line is in Write (Input) Mode.
- 2/ In case of a read pattern, the SDATA line is automatically set to Read (Output mode) during 8 clock cycles (Data D7 - D0) after R/W bit has been sent, and comes back in Write (Input mode) after the 13th clock cycle.
- 3/ There is no timing restriction between two consecutive patterns (a pattern being defined as one of the two above).


**3.2 - Register Summary**

| Register               | Address (A3-A0) | Data Format (D7-D0) |
|------------------------|-----------------|---------------------|
| Video Amplifier Gain   | 0000            | DDDD.DDDD           |
| Black Level Adjust     | 0001            | XXXD.DDDD           |
| Video High Gain Select | 0001            | XXDX.XXXX           |
| Test Mode              | 0001            | DDXX.XXXX           |
| Microphone AGC         | 0010            | XXXX.XXXD           |

X : unused bits  
D : means useful bits


Please note that 3 different functions are merged in register address 01.

**Figure 3**



0502-05.EPS

**Figure 4**



0502-06.EPS

**FUNCTIONAL DESCRIPTION** (continued)

**3.3 - Control Data**

**Video Amplifier Gain Control** (8 bits used)

Address : 0000  
 POR value : 0000.0000 ---> 6dB  
 Gain is expressed from CDSoutput to ADC input (ADC range 1.55V<sub>PP</sub>)  
 - 0.07dB / LSB step  
 - Overall range (256 steps) : 17.7dB

| Video Gain (dB) | Data      |
|-----------------|-----------|
| 6               | 0000.0000 |
| 6.07            | 0000.0001 |
| 6.14            | 0000.0010 |
| ...             | ...       |
| 7.12            | 0001.0000 |
| 7.19            | 0001.0001 |
| ...             | ...       |
| 23.63           | 1111.1110 |
| 23.7            | 1111.1111 |

**Black Level Adjustment Control** (5 bits used)

Address : 0001  
 POR Value : 0001.0000 ---> 16LSB  
 The adjustment is controlling the black reference voltage. However, it is preferred to express the Black level adjustment in terms of the ADC output code variation (in ADC LSBs, compared to the nominal default setting) depending on the Black setting.

Typically, 16 LSBs black level is recommended.  
 - 1 ADC LSBs / LSB step  
 - Overall range : 31 ADC LSBs

| Black Level (ADC Output Variation) | Data      |
|------------------------------------|-----------|
| 0 LSBs                             | XXX0.0000 |
| 1 LSBs                             | XXX0.0001 |
| ...                                | ...       |
| 30 LSBs                            | XXX1.1110 |
| 31 LSBs                            | XXX1.1111 |

**Video High Gain Select** (1 bit used)

Address : 0001  
 POR Value : 0 ---> Nominal gain  
 This bit controls an extra 12dB gain in the video path (adding to gain described in previous page).

| Video High Gain Select | Data      |
|------------------------|-----------|
| Nominal Gain           | XX0X.XXXX |
| Extra 12dB Gain        | XX1X.XXXX |

**Video AGCOUT Test Signal ON/OFF** (2 bits used)

Address : 0001  
 POR Value : 00 ---> High Z pad  
 A pin is reserved to output the ADC input signal, or input the ADC input signal for test and evaluation purpose.

Those bits control the state of the output buffer. To limit Xtalk and pollutions, the buffer is in High impedance mode during normal operation.

| VAGCOUT Pin State             | Data      |
|-------------------------------|-----------|
| Normal Operation (High Z Pin) | 00XX.XXXX |
| AGC Output Test               | 10XX.XXXX |
| ADC Input Test                | 11XX.XXXX |

**Microphone AGC Switch** (1 bit used)

Address : 0010  
 POR value : 0000.0000 ---> AGC OFF  
 The switch is controlling the state of the AGC : ON or OFF.  
 In OFF mode, the Micro Preamp. is set at a fixed nominal gain of 52dB.

In ON mode, the AGC is operating in a gain range [34dB ; 60dB] (see further in this document for details).

| Microphone AGC | Data      |
|----------------|-----------|
| OFF            | 0000.0000 |
| ON             | 0000.0001 |

**ABSOLUTE MAXIMUM RATINGS**

| Symbol           | Parameter                   | Value                | Unit |
|------------------|-----------------------------|----------------------|------|
| $V_{DD}, V_{CC}$ | Supply Voltage              | -0.5, 7              | V    |
| $V_I$            | Digital Input Pin Voltage   | -0.5, $V_{DD} + 0.5$ | V    |
| $I_I$            | Digital Input Pin Current   | 1.6                  | mA   |
| $T_{stg}$        | Storage Temperature         | +80                  | °C   |
| $T_{oper}$       | Operating Temperature       | 0, +70               | °C   |
| $T_{lead}$       | Lead Temperature (10s Max.) | +260                 | °C   |

0502-02.TBL

**ESD** : The STV0502 withstands 2kV in Human Body Model and 100V in Machine Model for all Pins versus  $V_{DD}$  and  $V_{SS}$ .

**THERMAL DATA**

| Symbol        | Parameter                           | Value   | Unit |
|---------------|-------------------------------------|---------|------|
| $R_{th(j-a)}$ | Junction-ambient Thermal Resistance | Max. 65 | °C/W |

0502-03.TBL

**ELECTRICAL CHARACTERISTICS**

$T_{amb} = 25^{\circ}C$ ,  $V_{DD} = V_{CC} = 5V$ , unless otherwise specified

| Symbol | Parameter | Test Conditions | Min. | Typ. | Max. | Unit |
|--------|-----------|-----------------|------|------|------|------|
|--------|-----------|-----------------|------|------|------|------|

**SUPPLY**

|                  |                           |                        |     |    |     |    |
|------------------|---------------------------|------------------------|-----|----|-----|----|
| $V_{CC}, V_{DD}$ | All Supplies              |                        | 4.5 | 5  | 5.5 | V  |
| $I_{SUP}$        | Total Current Consumption | $V_{CC} = V_{DD} = 5V$ | 40  | 55 | 70  | mA |

**CMOS DIGITAL INPUTS**

|                      |   |  |              |  |              |                    |
|----------------------|---|--|--------------|--|--------------|--------------------|
| $V_{IL}$<br>$V_{IH}$ | Low Level Input Voltage<br>High Level Input Voltage |  | 0.7 $V_{DD}$ |  | 0.3 $V_{DD}$ | V<br>V             |
| $I_{IL}$<br>$I_{IH}$ | Low Level Input Current<br>High Level Input Current |  |              |  | -1.0<br>1.0  | $\mu A$<br>$\mu A$ |

**CMOS DIGITAL OUTPUTS (4mA drivers)**


|                      |   |  |     |  |             |          |
|----------------------|---|--|-----|--|-------------|----------|
| $V_{OL}$<br>$V_{OH}$ | Low Level Output Voltage<br>High Level Output Voltage |  | 2.4 |  | 0.4         | V<br>V   |
| $I_{OL}$<br>$I_{OH}$ | Low Level Output Current<br>High Level Output Current |  |     |  | 4.0<br>-4.0 | mA<br>mA |

**SERIAL INTERFACE**

| Slevel    | SDATA, SCLK Levels                         |                          | CMOS |     |     | V   |
|-----------|--|--------------------------|------|-----|-----|-----|
| $f_{CLK}$ | Bus Clock Frequency                        |                          |      | 0.5 | 1   | MHz |
| DutyC     | Clock Duty Cycle                           | SCLK                     | 40   | 50  | 60  | %   |
| $t_{DR}$  | Delay between CLK Rising Edge and Data Out | Read Mode, see Figure 5  | 300  | 500 | 700 | ns  |
| $t_{DW}$  | Delay between CLK Rising Edge and Data In  | Write Mode, see Figure 5 | 300  | 500 | 700 | ns  |
| $t_R$     | Clock Rise Time                            | SCLK                     |      |     | 200 | ns  |
| $t_F$     | Clock Fall Time                            | SCLK                     |      |     | 200 | ns  |

0502-04.TBL

**Figure 5**



0502-07.EPS

**ELECTRICAL CHARACTERISTICS**

T<sub>amb</sub> = 25°C, V<sub>DD</sub> = V<sub>CC</sub> = 5V, unless otherwise specified (continued)

| Symbol           | Parameter                    | Test Conditions                       | Min. | Typ. | Max. | Unit            |
|------------------|------------------------------|---------------------------------------|------|------|------|-----------------|
| VIDEO CDS        |                              |                                       |      |      |      |                 |
| R <sub>IN</sub>  | Input Resistance             | Pin 4                                 | 8    | 11   | 14   | kΩ              |
| C <sub>IN</sub>  | Input Capacitance            | Pin 4                                 |      | 6    |      | pF              |
| INDyn            | Input Dynamic Range          | Pin 4, before output clipping         | 0.6  | 0.7  |      | V <sub>PP</sub> |
| CDS_SR           | S/H Slew Rate                | Pin 2, FS high                        | 0.6  | 0.9  |      | V/15ns          |
| CDS_DR           | S/H Droop Rate               | Pin 2, FS low                         | -20  |      | +20  | mV/μs           |
| CDS_HM           | S/H Hold Mode Feed through   | Pin 2, FS low, f <sub>IN</sub> = 1MHz |      | -55  | -45  | dB              |
| CDS_lin          | CDS Linearity                | Pin 2, 500mV <sub>PP</sub> (1)        |      | 0.3  | 1.5  | %               |
| CDS Gain         | Overall Input to Output Gain | Pin 2, normal operation               | -2   | -1   | 0    | dB              |
| R <sub>OUT</sub> | CDS Output Impedance         | Pin 2, FCDS & FS high                 |      |      | 250  | Ω               |
| OUTload          | CDS Output Load              |                                       | 100  |      |      | Ω               |
| FS               | PS Pulse Width               | See timings                           | 12   |      |      | ns              |
| FCDS             | FSDS Pulse Width             | See timings                           | 12   |      |      | ns              |
| PIX_FRE          | Pixel Rate                   | Pins 4, 21, 22                        | 6    | 12   |      | MHz             |
| PSRR             | Power Supply Rejection       | Measured on Pin 2 (2)                 |      | 60   |      | dB              |

VIDEO AMPLIFIER

|                        |                                    |   |      |            |      |                                    |
|------------------------|------------------------------------|---|------|------------|------|------------------------------------|
| R <sub>IN</sub>        | Input Resistance                   | Pin 1   |      | 2          |      | kΩ                                 |
| C <sub>IN</sub>        | Input Capacitance                  | Serial bus from H00 to HFF  |      | 18         |      | pF                                 |
| Min. Gain<br>Max. Gain | Minimum Gain<br>Maximum Gain       | Serial bus = H00/no extra gain<br>Serial bus = HFF/no extra gain  | 23.2 | 6<br>23.7  | 6.5  | dB<br>dB                           |
| Min. Gain<br>Max. Gain | Minimum Gain<br>Maximum Gain       | Serial bus = H00/extra gain<br>Serial bus = HFF/extra gain  | 35.2 | 12<br>35.7 | 12.5 | dB<br>dB                           |
| Gset-err               | Gain Setting Relative Error        | Serial bus from H00 to HFF  | -0.5 |            | 0.5  | dB                                 |
| Out_Max                | Max. Output Signal before clipping | Pin 38, V <sub>CC</sub> = 4.5V<br>G = 6dB, V <sub>IN</sub> = 0.8V <sub>PP</sub><br>G = 23.7dB, V <sub>IN</sub> = 0.1V <sub>PP</sub> |      | 1.6<br>1.6 |      | V <sub>PP</sub><br>V <sub>PP</sub> |
| t <sub>R</sub>         | Output Rise Time                   | Square input  |      | 10         | 15   | ns                                 |
| t <sub>F</sub>         | Output Fall Time                   | Square input  |      | 10         | 15   | ns                                 |
| t <sub>PROP</sub>      | AGC Propagation Time               | Pin 1 to Pin 38   |      | 15         | 20   | ns                                 |
| PSRR                   | Power Supply Rejection             | Measured on Pin 38 (2)  |      | 45         |      | dB                                 |
| Xtalk                  | Xtalk from Video to Audio          | Measured on Pin 38, compared to Pins 20 and 21 (2)  |      | 60         |      | dB                                 |

- Notes : 1. Normal operation means FS & FCDS run at specified timings and 12MHz frequency.  
 2. On a 20Hz to 10MHz frequency range, with 10μF filtering capacitors on all supplies, and well splitted supplies and grounds.

0502-05.TBL




**ELECTRICAL CHARACTERISTICS**

T<sub>amb</sub> = 25°C, V<sub>DD</sub> = V<sub>CC</sub> = 5V, unless otherwise specified (continued)

| Symbol                | Parameter                                      | Test Conditions  | Min. | Typ.    | Max.    | Unit            |
|-----------------------|--|--|------|---------|---------|-----------------|
| 8 BITS ADC & OB CLAMP |  |  |      |         |         |                 |
| OB_rise               | OB High Time Constant                          | Pin 38, OB 0 to 1  | 4    |         |         | mV/μs           |
| OB_decay              | OB Low Time Constant                           | Pin 38, OB 1 to 0  |      |         | -2      | mV/ms           |
| BLK_RAN               | Black Level Adjust Range                       | Pins 8 to 15, OB high, Serial bus from H00 to H1F                                  |      | 31      |         | LSBs            |
| BLK_res               | Black Level Adjust Resolution                  | Pins 8 to 15, per serial bus LSB step  |      | 1       |         | LSBs            |
| BLK_LEV               | Black Level Adjust                             | Pins 8 to 15<br>Bus = H00<br>Bus = H1F   | 29   | 0<br>31 | 2<br>33 | LSBs<br>LSBs    |
| ADC_DN                | ADC Input Dynamic Range (output from 0 to 255) | Pin 38 test signal above black clamping level (V <sub>BOT</sub> )                  | 1.4  | 1.55    | 1.7     | V <sub>PP</sub> |
| f <sub>CLK</sub>      | ADC Clock Frequency                            | Pin 24   |      | 12      |         | MHz             |
| t <sub>PCLK</sub>     | Output Pipeline Delay (3)                      | From a sampling to data out  | 3    |         | 3       | CLK cycles      |
| t <sub>DADC</sub>     | Clock to Data Out (4)                          | CLK positive edge, C <sub>LOAD</sub> = 20pF  |      | 17      |         | ns              |
| R <sub>LADD</sub>     | Ladder Resistance                              | Between Pins 36 and 37   |      | 330     |         | Ω               |
| V <sub>TOP</sub>      | Top Reference Voltage                          | Pin 36   | 3.2  | 3.35    | 3.5     | V               |
| V <sub>BOT</sub>      | Bottom Reference Voltage                       | Pin 37   | 1.71 | 1.8     | 1.89    | V               |
| ADC_lin               | ADC Linearity                                  | Data out, input signal between [V <sub>BOT</sub> + 25mV ; V <sub>TOP</sub> - 25mV] |      |         | 1       | %               |

Notes : 3. The signal is being sampled as long as ADC\_CLK is high.  
4. See Figure 6 for data reading timing constraint.

**Figure 6**



Due to t<sub>DADC</sub>, and to make sure the data are read when they are stable, please read the data on the falling edge of the ADC clock.

**ELECTRICAL CHARACTERISTICS**


T<sub>amb</sub> = 25°C, V<sub>DD</sub> = V<sub>CC</sub> = 5V, unless otherwise specified (continued)

| Symbol                  | Parameter                 | Test Conditions  | Min.       | Typ.     | Max.       | Unit                               |
|-------------------------|---------------------------|--|------------|----------|------------|------------------------------------|
| MICROPHONE PREAMPLIFIER |                           |  |            |          |            |                                    |
| V <sub>BIAS</sub>       | Bias Audio Voltage        | Pin 26   |            | 3.8      |            | V                                  |
| IN <sub>ref</sub>       | Micro Input Voltage       | Pin 33   |            | 2        |            | V                                  |
| R <sub>IN</sub>         | Input Impedance           | Pin 33   |            | 50       |            | kΩ                                 |
| G <sub>FIX</sub>        | Overall Gain              | AGC Mode off   | 48         | 50       | 52         | dB                                 |
| G <sub>AGC</sub>        | Overall Gain              | AGC Mode on<br>V <sub>AGC</sub> = 0.5V<br>V <sub>AGC</sub> = 4V  | 54         | 56<br>20 | 58<br>34   | dB<br>dB                           |
| ALC1<br>ALC2            | Regulated Output Level    | On Pins 30/31, AGC on, Input = [1.5mV <sub>PP</sub> ; 30mV <sub>PP</sub> ]<br>AGClevel (Pin 39) = 0<br>AGClevel (Pin 39) = 5 | 1.1<br>0.7 | 1.5<br>1 | 1.9<br>1.3 | V <sub>PP</sub><br>V <sub>PP</sub> |
| I <sub>ch</sub>         | AGC Charge Current        | On Pin 29 when signal out above threshold  |            | 500      |            | μA                                 |
| I <sub>dis</sub>        | AGC Discharge Current     | All the time with AGC on   |            | -1       |            | μA                                 |
| t <sub>ATT</sub>        | Output Response Time      | Step +6dB, C <sub>AGC</sub> = 2.2μF  |            | 5        |            | ms                                 |
| t <sub>DEC</sub>        | Output Response Time      | Step -6dB, C <sub>AGC</sub> = 2.2μF  |            | 2.5      |            | s                                  |
| OUT <sub>Max</sub>      | Output Clipping Level     | Pins 30/31<br>AGC off : V <sub>IN</sub> = 5mV <sub>PP</sub><br>AGC on : V <sub>IN</sub> > 40mV <sub>PP</sub>                 | 1.7<br>1.7 | 2<br>2   |            | V <sub>PP</sub><br>V <sub>PP</sub> |
| OUT <sub>DC</sub>       | Output DC Voltage         | Pins 30/31   |            | 2.1      |            | V                                  |
| OUT <sub>OF</sub>       | Channel DC Mismatch       | Pins 30/31   | -350       | 0        | 350        | mV                                 |
| R <sub>OUT</sub>        | Output Impedance          | Pins 30/31   |            | 100      |            | Ω                                  |
| THD                     | Overall THD               | 1V <sub>PP</sub> out, 1kHz signal, BW 15kHz  |            | 0.15     | 0.4        | %                                  |
| PSRR                    | PSRR from V <sub>CC</sub> | f = 1kHz, V <sub>CC</sub> + sine 100mV <sub>PP</sub> (2)   |            | 60       |            | dB                                 |
| CMRR                    | CMRR from V <sub>CC</sub> | f = 1kHz, V <sub>CC</sub> + sine 100mV <sub>PP</sub> (2)   |            | 60       |            | dB                                 |
| LFc                     | Low Cut-off Frequency     | C <sub>IN</sub> = 2.2μF, C <sub>ACC</sub> = 10μF   |            |          | 250        | Hz                                 |
| HFc                     | High Cut-off Frequency    | C <sub>IN</sub> = 2.2μF, C <sub>ACC</sub> = 10μF   | 20         |          |            | kHz                                |
| Xtalk                   | Xtalk from video to audio | Measure on Pins 30/31, compared to Pin 38 (2)  |            | 60       |            | dB                                 |

0502-07.TBL

Notes : 2. On a 20Hz to 10MHz frequency range, with 10μF filtering capacitors on all supplies, and well splitted supplies and grounds.


Figure 7



0502-09.EPS


I/O DIAGRAMS

Figure 8 : VAGCIN




0502-10.EPS

Figure 9 : CDS\_OUT




0502-11.EPS

Figure 10 : CDS\_REF




0502-12.EPS

Figure 11 : CDS\_IN




0502-13.EPS

Figure 12 : DATA[7:0]




0502-14.EPS

Figure 13 : SDATA\_IO




0502-15.EPS

Figure 14 : OB, FCDS, FS, SCLK, ADC\_CLOCK



0502-16.EPS


Figure 15 : MICRO\_IN



0502-17.EPS


I/O DIAGRAMS (continued)

Figure 16 : MIC\_REF




0502-18.EPS

Figure 17 : ACC




0502-19.EPS

Figure 18 : CAGC




0502-20.EPS

Figure 19 : AF\_OUT+, AF\_OUT-




0502-21.EPS

Figure 20 : V<sub>BIAS</sub>




0502-22.EPS

Figure 21 : V<sub>TOP</sub>




0502-23.EPS

Figure 22 : V<sub>BOT</sub>



0502-24.EPS


Figure 23 : V<sub>AGCOUT</sub>



0502-25.EPS


I/O DIAGRAMS (continued)

Figure 24 : AGCLEVEL




0502-26.EPS

Figure 25 : OB\_CAP




0502-27.EPS

Figure 26 : BLACK\_REF




0502-28.EPS

TYPICAL APPLICATION



0502-29.EPS

**PACKAGE MECHANICAL DATA**  
**44 PINS - FULL PLASTIC QUAD FLAT PACK (THIN) (TQFP)**



PM-4Y.EPS

| Dimensions | Millimeters          |       |      | Inches |       |       |
|------------|----------------------|-------|------|--------|-------|-------|
|            | Min.                 | Typ.  | Max. | Min.   | Typ.  | Max.  |
| A          |                      |       | 1.60 |        |       | 0.063 |
| A1         | 0.05                 |       | 0.15 | 0.002  |       | 0.006 |
| A2         | 1.35                 | 1.40  | 1.45 | 0.053  | 0.055 | 0.057 |
| B          | 0.30                 | 0.37  | 0.40 | 0.012  | 0.015 | 0.016 |
| C          | 0.09                 |       | 0.20 | 0.004  |       | 0.008 |
| D          |                      | 12.00 |      |        | 0.472 |       |
| D1         |                      | 10.00 |      |        | 0.394 |       |
| D3         |                      | 8.00  |      |        | 0.315 |       |
| e          |                      | 0.80  |      |        | 0.031 |       |
| E          |                      | 12.00 |      |        | 0.472 |       |
| E1         |                      | 10.00 |      |        | 0.394 |       |
| E3         |                      | 8.00  |      |        | 0.315 |       |
| L          | 0.45                 | 0.60  | 0.75 | 0.018  | 0.024 | 0.030 |
| L1         |                      | 1.00  |      |        | 0.039 |       |
| K          | 0° (Min.), 7° (Max.) |       |      |        |       |       |

4Y.TBL

Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No licence is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is a registered trademark of STMicroelectronics

© 1998 STMicroelectronics - All Rights Reserved

Purchase of I<sup>2</sup>C Components of STMicroelectronics, conveys a license under the Philips I<sup>2</sup>C Patent. Rights to use these components in a I<sup>2</sup>C system, is granted provided that the system conforms to the I<sup>2</sup>C Standard Specifications as defined by Philips.

STMicroelectronics GROUP OF COMPANIES

Australia - Brazil - Canada - China - France - Germany - Italy - Japan - Korea - Malaysia - Malta - Mexico - Morocco - The Netherlands  
 Singapore - Spain - Sweden - Switzerland - Taiwan - Thailand - United Kingdom - U.S.A.

<http://www.st.com>

