

SPICE Device Model Si7423DN Vishay Siliconix

P-Channel 30-V (D-S) MOSFET

CHARACTERISTICS

- P-Channel Vertical DMOS
- Macro Model (Subcircuit Model)
- Level 3 MOS


- · Apply for both Linear and Switching Application
- Accurate over the –55 to 125°C Temperature Range
- Model the Gate Charge, Transient, and Diode Reverse Recovery Characteristics

DESCRIPTION

The attached spice model describes the typical electrical characteristics of the p-channel vertical DMOS. The subcircuit model is extracted and optimized over the -55 to 125°C temperature ranges under the pulsed 0 to 10V gate drive. The saturated output impedance is best fit at the gate bias near the threshold voltage.

A novel gate-to-drain feedback capacitance network is used to model the gate charge characteristics while avoiding convergence difficulties of the switched $C_{\rm gd}$ model. All model parameter values are optimized to provide a best fit to the measured electrical data and are not intended as an exact physical interpretation of the device.

SUBCIRCUIT MODEL SCHEMATIC



This document is intended as a SPICE modeling guideline and does not constitute a commercial product data sheet. Designers should refer to the appropriate data sheet of the same number for guaranteed specification limits.

Document Number: 72636 www.vishay.com 24-May-04 1

SPICE Device Model Si7423DN

Vishay Siliconix



SPECIFICATIONS (T _J = 25°C UNLESS OTHERWISE NOTED)					
Parameter	Symbol	Test Conditions	Simulated Data	Measured Data	Unit
Static			•		
Gate Threshold Voltage	$V_{GS(th)}$	$V_{DS} = V_{GS}, I_{D} = -250 \mu A$	1.8		V
On-State Drain Current ^b	I _{D(on)}	$V_{DS} = -5 \text{ V}, V_{GS} = -10 \text{ V}$	60		Α
Drain-Source On-State Resistance ^b	r _{DS(on)}	V _{GS} = -10 V, I _D = -11.7 A	0.014	0.014	Ω
		$V_{GS} = -4.5 \text{ V}, I_D = -9 \text{ A}$	0.023	0.023	
Forward Transconductance ^b	9 _{fs}	V _{DS} = -15 V, I _D = -11.7 A	29	29	S
Diode Forward Voltage ^b	V_{SD}	$I_{S} = -3.2 \text{ A}, V_{GS} = 0 \text{ V}$	-0.83	-0.76	V
Dynamic ^a					
Total Gate Charge	Qg	$V_{DS} = -15 \text{ V}, V_{GS} = -10 \text{ V}, I_{D} = -11.7 \text{ A}$	34	37.5	nC
Gate-Source Charge	Q_{gs}		5.8	5.8	
Gate-Drain Charge	Q_{gd}		9.6	9.6	
Turn-On Delay Time	t _{d(on)}	$V_{DD} = -15 \text{ V}, R_L = 15 \Omega$ $I_D \cong -1 \text{ A}, V_{GEN} = -10 \text{ V}, R_G = 6 \Omega$	15	11	ns
Rise Time	t _r		11	10	
Turn-Off Delay Time	$t_{d(off)}$		72	74	
Fall Time	t _f		25	50	

Notes


a. Guaranteed by design, not subject to production testing. b. Pulse test; pulse width \leq 300 μ s, duty cycle \leq 2%.


www.vishay.com Document Number: 72636





SPICE Device Model Si7423DN Vishay Siliconix


COMPARISON OF MODEL WITH MEASURED DATA (TJ=25°C UNLESS OTHERWISE NOTED)














Note: Dots and squares represent measured data.

Document Number: 72636 www.vishay.com 24-May-04