### TOSHIBA CMOS Digital Integrated Circuits Silicon Monolithic

# **T6L37A**

### Source Driver for TFT LCD Panels

The T6L37A is a 64 gray-level and 300/309-channel-output source driver for TFT LCD panels. To meet the need for large-sized LCD panels, it allows a maximum operating frequency of 55 MHz. The device accepts 6-bit digital data inputs, which combined with the internal DA converter and 11 external power supplies allows display of up to 260,000 colors.

Based on high-speed CMOS, the T6L37A offers both low power consumption and high-speed operation. The T6L37A allows configuration of an XGA-or SVGA-compatible, high-performance TFT LCD module.

# T6L37A USER AREA PITCH IN OUT Please contact Toshiba or an authorized Toshiba for the latest TCP specification and product lineup. TCP (Tape Carrier Package)

### **Features**

Grayscale data : 18-bit digital (3 outputs × 6 bits)

parallel transfer method, selectable write direction.

• Panel drive outputs : 300/309 outputs, 64 gray levels, DAC system, reference analog voltage

• Fast operation : Max. 55 MHz

Power supply voltage : Digital power supply voltage.........3.0 to 3.6 V

Analog power supply voltage......... 4.5 to 5.5 V

1


● Operating temperature : -20 to 75°C

Package : Tape carrier package (TCP)

Cascading multiple devices




# **Block Diagram**



2 2002-01-07

# **Pin Assignment**



The above diagram shows the device's pin configuration only and does not necessarily correspond to the pad layout on the chip. Please contact Toshiba or our distributor for the latest TCP specification.

# **Pin Function**

Pin Name	I/O			Function							
		Data transfer enable pin  These pins, become active at the high signal, initiated the transferred data into the sampling register of the device.  One is configured as an input and the other is configured as an output of which directions are determined by U/D as shown below.									
			U/D	DI/O	DO/I						
DI/O	I/O		Н	Input	Output						
DO/I	1/0		L	Output	Input						
		When the interna data is latched in When set for output The pin is used to	I circuit is in standby sequentially, startin transfer the enable	s latched into the internal logic synchronously with the rising edge of CPH. t is in standby state, the device is ready to transfer data. The grayscale ntially, starting at the next rise of CPH.  fer the enable signal to the T6L37A at the next stage of the LCD driver. state after outputting a high.							
U/D	I	This pin controls transferred synch When U/D is When U/D is	Transfer direction select pin  This pin controls the direction in which the data is transferred into the sampling register. Data is transferred synchronously with each rising edge of CPH in one of the following sequences:  When U/D is high, data is transferred in the order D1 to D3, D4 to D6, D7 to D9,  When U/D is low, the direction is reversed to give D307 to D309, D304 to D306, D301 to D303,  The voltage applied to this pin must be a DC-level voltage that is either high or low.								
		Sampling clock input	ed to this pin must t	e a DC-level voltage	that is either high or	IOW.					
СРН	I		This clock input is used to transfer grayscale data.								
DA1 to DA 3 DB1 to DB 3 DC1 to DC 3 DD1 to DD 3 DE1 to DE 3 DF1 to DF 3	I	rising edge of CP follows: Grayscale da = 32 × Di (*) where n = The relat DA1,	The data inputs consist of 6-bit word for each three channel that are transferred in parallel at the rising edge of CPH. The relationship between the grayscale data and the weight of each bit is as follows:  Grayscale data  = 32 × DFn + 16 × DEn + 8 × DDn + 4 × DCn + 2 × DBn + DAn  (*) where n = 1 to 3  The relationship between the grayscale data and the output pins is as follows:  DA1, DB1, DC1, DD1, DE1, DF1D(3m-2)  DA2, DB2, DC2, DD2, DE2, DF2D(3m-1)								
MODE	I	When MODE not used. (Vo When MODE	= high, 300-output- ltages appearing at	de or 309-pin mode for pin mode is selected, D151 through D159 in mode is selected. Ship.	in which case D151						
LOAD	I	the Load register outputs are simul	synchronously at th taneously updated.	ad input, the data is tree rising edge of CPH	. All 300 or 309 LCD						
V0 to V10		Conditions : AV <sub>SS</sub> < V0	sed to input the volta $\leq V1 \leq V2 \leq V3 \leq V4$	age used for the DAC $4 \le V5 \le V6 \le V7 \le V8$ $4 \le V5 \le V4 \le V3 \le V8$	$3 \le V9 \le V10 < AV_{DD}$						
D1 to D309	0	LCD panel drive pins									
AV <sub>DD</sub>		Analog power supply	pin								
$AV_SS$		Analog GND pin This pin must be	at the same potentia	al level as the digital (	GND pin.						
DV <sub>DD</sub>		Digital power supply	pin.		_	_					
$DV_SS$		Digital GND pin This pin must be	at the same potentia	al level as the analog	GND pin.						

4 2002-01-07

### **Device Operation**

### (1) Starting data transfer

A high input to the data transfer enable pin (DI/O or DO/I) is latched into the internal logic synchronously with the rising edge of CPH, setting the device ready to transfer data. Data transfer starts at the next rise of CPH (see Fig. 1-1 and 2-1).

This enable pin must not be held for more than one CPH period.

### (2) Data transfer method

The data is latched in from the grayscale bus to the sampling register (REG1) synchronously with each rising edge of CPH.

Grayscale data for three outputs are latched into the device simultaneously in one transfer.

Therefore, the data is latched in 300-output mode by performing 100 transfers, and data is latched in 309-output mode by performing 103 transfers. When the data loading is completed, the device enters a standby state.

### (3) Terminating data transfer

The data transfer enable pin (DO/I or DI/O) output goes high synchronously with the rising edge of CPH one clock period before the last data is latched in. It is held high until the next rise of CPH (see Fig. 1-1 and 2-1).

The output from this pin can be connected directly as input to the data transfer enable pin (DI/O or DO/I) of the next stage LCD driver. In this way, multiple devices can be easily cascaded to drive a large screen.


### (4) Panel drive output

When a high voltage supplies to the load input, the data in the sampling register (REG1) is transferred to the load register (REG2) and the device starts updating output to the LCD panel drive pins. CPH must be held at the DC level for the duration from three CPH periods after a high input to LOAD is latched in until one clock period before CPH goes high after a high on the data transfer enable pin is latched in following a 1H period (see Fig. 1-2).

5

# (5) Reference power supply circuit

The connection between the device and the external reference power supply for Reference analog supply is configured with 7 or 8 resistors of the same specification in series (total of 64 resistor ladders).




6 2002-01-07

# (6) Grayscale data and output voltages

The LCD drive output voltages are determined by the grayscale values and the 11 reverence analog inputs line voltages (V0 to V10).

The three high-order data bits select a pair of reference analog voltages. Calculation of the output voltage involves multiplying a value derived from the selected reference analog values by a factor determined by the values of the three low-order bits and dividing by either seven or eight.





\*n = 1, 2, 3


### Three high-order data bits

DF <sub>n</sub>	DE <sub>n</sub>	DD <sub>n</sub>	Selected Reference Voltages
0	0	0	V0 or V1 and V2
0	0	1	V2 and V3
0	1	0	V3 and V4
0	1	1	V4 and V5
1	0	0	V5 and V6
1	0	1	V6 and V7
1	1	0	V7 and V8
1	1	1	V8 and V9 or V10

### • Three low-order data bits







# • Grayscale data and output voltages

															Ν
Gray- scale Data	DFn	DEn	DDn	DCn	DBn	DAn	Output Voltage	Gray- scale Data	DFn	DEn	DDn	DCn	DBn	DAn	
00H	0	0	0	0	0	0	V0	20H	1	0	0	0	0	0	
01H	0	0	0	0	0	1	V2 + (V1 – V2) × 6/7	21H	1	0	0	0	0	1	
02H	0	0	0	0	1	0	V2 + (V1 – V2) × 5/7	22H	1	0	0	0	1	0	
03H	0	0	0	0	1	1	V2 + (V1 – V2) × 4/7	23H	1	0	0	0	1	1	
04H	0	0	0	1	0	0	V2 + (V1 – V2) × 3/7	24H	1	0	0	1	0	0	
05H	0	0	0	1	0	1	V2 + (V1 – V2) × 2/7	25H	1	0	0	1	0	1	
06H	0	0	0	1	1	0	V2 + (V1 – V2) × 1/7	26H	1	0	0	1	1	0	
07H	0	0	0	1	1	1	V2	27H	1	0	0	1	1	1	
08H	0	0	1	0	0	0	V3 + (V2 - V3) × 7/8	28H	1	0	1	0	0	0	
09H	0	0	1	0	0	1	V3 + (V2 - V3) × 6/8	29H	1	0	1	0	0	1	
0AH	0	0	1	0	1	0	V3 + (V2 - V3) × 5/8	2AH	1	0	1	0	1	0	
0BH	0	0	1	0	1	1	V3 + (V2 – V3) × 4/8	2BH	1	0	1	0	1	1	
0CH	0	0	1	1	0	0	V3 + (V2 – V3) × 3/8	2CH	1	0	1	1	0	0	
0DH	0	0	1	1	0	1	V3 + (V2 – V3) × 2/8	2DH	1	0	1	1	0	1	
0EH	0	0	1	1	1	0	V3 + (V2 – V3) × 1/8	2EH	1	0	1	1	1	0	
0FH	0	0	1	1	1	1	V3	2FH	1	0	1	1	1	1	
10H	0	1	0	0	0	0	V4 + (V3 – V4) × 7/8	30H	1	1	0	0	0	0	
11H	0	1	0	0	0	1	V4 + (V3 – V4) × 6/8	31H	1	1	0	0	0	1	
12H	0	1	0	0	1	0	V4 + (V3 – V4) × 5/8	32H	1	1	0	0	1	0	
13H	0	1	0	0	1	1	V4 + (V3 – V4) × 4/8	33H	1	1	0	0	1	1	
14H	0	1	0	1	0	0	V4 + (V3 - V4) × 3/8	34H	1	1	0	1	0	0	
15H	0	1	0	1	0	1	V4 + (V3 – V4) × 2/8	35H	1	1	0	1	0	1	
16H	0	1	0	1	1	0	V4 + (V3 – V4) × 1/8	36H	1	1	0	1	1	0	
17H	0	1	0	1	1	1	V4	37H	1	1	0	1	1	1	
18H	0	1	1	0	0	0	V5 + (V4 – V5) × 7/8	38H	1	1	1	0	0	0	
19H	0	1	1	0	0	1	V5 + (V4 – V5) × 6/8	39H	1	1	1	0	0	1	
1AH	0	1	1	0	1	0	V5 + (V4 – V5) × 5/8	ЗАН	1	1	1	0	1	0	
1BH	0	1	1	0	1	1	V5 + (V4 – V5) × 4/8	3BH	1	1	1	0	1	1	
1CH	0	1	1	1	0	0	V5 + (V4 – V5) × 3/8	3CH	1	1	1	1	0	0	
1DH	0	1	1	1	0	1	V5 + (V4 – V5) × 2/8	3DH	1	1	1	1	0	1	
1EH	0	1	1	1	1	0	V5 + (V4 – V5) × 1/8	3EH	1	1	1	1	1	0	
1FH	0	1	1	1	1	1	V5	3FH	1	1	1	1	1	1	

# • Reference analog resistance rate ( $R_0 = 2.31 \text{ k}\Omega$ )

R	0	R <sub>1</sub>	R <sub>2</sub>	R <sub>3</sub>	R <sub>4</sub>	R <sub>5</sub>	R <sub>6</sub>	R <sub>7</sub>	R <sub>8</sub>	R <sub>9</sub>
1.0	00	2.00	2.77	1.50	0.90	0.84	0.66	0.84	1.42	1.05

# **Timing Diagrams**

### • In 300-output mode




Fig. 1-1




Fig. 1-2

9

Note: Except for D151 to D159

# • In 309 output mode




Fig. 2-1




Fig. 2-2

10



# Absolute Maximum Ratings (AV<sub>SS</sub> = DV<sub>SS</sub> = 0 V)

Characteristics	Symbol	Rating	Unit	Relevant Pin
Analog Supply Voltage	$AV_{DD}$	−0.3 to 6.5	V	_
Digital Supply Voltage	$DV_DD$	-0.3 to AV <sub>DD</sub> + 0.3	٧	_
Input Voltage	$V_{IN}$	-0.3 to DV <sub>DD</sub> + 0.3	V	_
Reference Analog Voltage	V (0: 10)	-0.3 to AV <sub>DD</sub> + 0.3	V	V0 to V10
Storage Temperature	T <sub>stg</sub>	-55 to 125	°C	_

# Recommended Operating Conditions (AV<sub>SS</sub> = DV<sub>SS</sub> = 0 V)

Characteristics		Symbol	Test Condition	Rating	Unit	Relevant Pin	
Analog Supply Voltage		$AV_{DD}$	_	4.5 to 5.5	V	_	
Digital Supply Voltage		DV <sub>DD</sub>	_	3.0 to 3.6	V	_	
Reference Analog Voltage-1 (Note		V1 to V9	— AV <sub>SS</sub> + 0.1 to AV <sub>DD</sub> - 0.1		V	_	
		V0	Case 1	V1 to AV <sub>DD</sub>			
Reference Analog Voltage-2		٧٥	Case 2	AV <sub>SS</sub> to V1	V	_	
	(Note 1)	V10	Case 1	AV <sub>SS</sub> to V9	v		
		V 10	Case 2	V9 to AV <sub>DD</sub>			
Driver Unit Output Voltage		V <sub>OUT</sub>	_	AV <sub>SS</sub> + 0.1 to AV <sub>DD</sub> - 0.1	V	D1 to D309	
Operating Temperature		T <sub>opr</sub>	_	–20 to 75	°C	_	
Operating Frequency		f <sub>CPH</sub>	_	DC to 55	MHz	CPH	
Output Load Capacitance		CL	_	150 (max)	pF / PIN	D1 to D309	

Note 1: The following shows the relative magnitude of each reference analog voltage:

• For case 1

 $AV_{\mbox{\footnotesize SS}} < \mbox{\footnotesize V10}, \mbox{\footnotesize Vd} \leq \mbox{\footnotesize Vd} - \mbox{\footnotesize 1}, \mbox{\footnotesize V0} < \mbox{\footnotesize AV}_{\mbox{\footnotesize DD}} \mbox{\footnotesize (where d = 9 to 1)}$ 

• For case 2

 $AV_{SS} < V0, Vd \le Vd + 1, V10 < AV_{DD}$  (where d = 1 to 9)

# **Electrical Characteristics**

# DC Characteristics (AV<sub>DD</sub> = 4.5 to 5.5 V, DV<sub>DD</sub> = 3.0 to 3.6 V, AV<sub>SS</sub> = DV<sub>SS</sub> = 0 V, Ta = -20 to 75°C)

Characte	ristics	Symbol	Test Circuit	Test Condition	Min	Тур.	Max	Unit	Relevant Pin		
Innut Voltage	Low Level	V <sub>IL</sub>		_	0		$\begin{array}{c} 0.3 \times \\ \text{DV}_{DD} \end{array}$	V	Logic input		
Input Voltage	High Level	$V_{IH}$		_	0.7 × DV <sub>DD</sub>	1	DV <sub>DD</sub>	V	Logic input		
Output Voltage	Low Level	V <sub>OL</sub>		I <sub>OL</sub> = 1.0 mA	DV <sub>SS</sub>	_	DV <sub>SS</sub> + 0.5	V	Logic output		
Output Voltage	High Level	V <sub>OH</sub>		I <sub>OH</sub> = -1.0 mA	DV <sub>DD</sub> - 0.5	_	DV <sub>DD</sub>	•	Logic output		
		Ichg		_	_	_	-0.15				
Output Current	(Note 2)	Idis	_	V <sub>OUT</sub> = 0 V AV <sub>DD</sub> = 5 V V <sub>X</sub> = 1 V	0.5	_	_	mA	D1 to D309		
Resistance between Reference Analog Voltage Pins		R <sub>GMA</sub>	_			30	_	kΩ	V0 to V10		
Output Voltage Deviation		$V_{DO}$		_	_	±20	_	mV	D1 to D309		
Leakage Current		I <sub>IN</sub>		_	-1.0	_	1.0	μА	Logic input		
Standby Curren	t	ID <sub>STB</sub>		fCPH = DC	-5.0	0.0	5.0	μΑ	DV <sub>DD</sub>		
Current Consum	antion (1)	Al <sub>DD</sub>		fCPH = 30 MHz 1H = 30 µs, no load Checkerboard pattern AV <sub>DD</sub> = 5.5 V	_	4.0	7.0	mA	AV <sub>DD</sub>		
Current Consum	Current Consumption (1)		Consumption (1)		_	fCPH = 30 MHz 1H = 30 µs, no load Checkerboard pattern DV <sub>DD</sub> = 3.6 V	_	6.0	8.0	ША	DV <sub>DD</sub>
Current Consumption (2)		Al <sub>DD</sub>		$\label{eq:fCPH} \begin{split} &\text{fCPH} = 20 \text{ MHz} \\ &\text{1H} = 26.4 \ \mu\text{s}, \\ &\text{no load} \\ &\text{Checkerboard pattern} \\ &\text{AV}_{DD} = 5.0 \ \text{V} \end{split}$	_	3.5	6.0	mA	AV <sub>DD</sub>		
		DI <sub>DD</sub>	_	$\label{eq:fCPH} \begin{split} &\text{fCPH} = 20 \text{ MHz} \\ &1\text{H} = 26.4 \ \mu\text{s}, \\ &\text{no load} \\ &\text{Checkerboard pattern} \\ &\text{DV}_{DD} = 3.0 \ \text{V} \end{split}$	_	2.5	5.5	ША	DV <sub>DD</sub>		


Note 2:  $V_X$  denotes the voltage applied to the LCD panel drive pin.





# AC Characteristics (AV<sub>DD</sub> = 4.5 to 5.5 V, DV<sub>DD</sub> = 3.0 to 3.6 V, DV<sub>SS</sub> = AV<sub>SS</sub> = 0 V, Ta = -20 to 75°C)

Characteristics	Symbol	Test Circuit	Test Condition	Min	Тур.	Max	Unit
CPH Pulse Width H	tCWH	_	_	4.0	_	_	ns
CPH Pulse Width L	tCWL	_	_	4.0	_	_	ns
Enable Setup Time	tsDI	_	_	4.0	_	_	ns
Enable Hold Time	thDI	_	_	0	_	_	ns
Enable Pulse Width H	tDWH	_	_	_	1.0	_	CPH period
Data Setup Time	tsDD	_	_	4.0	_	_	ns
Data Hold Time	thDD	_	_	0	_	_	ns
Output Delay Time 1	tpdDO	_	C <sub>L</sub> = 35 pF	_	_	14.0	ns
Output Delay Time 2	tpdDE	_	$\begin{array}{l} C_L = 2 \text{ k}\Omega + 75 \text{ pF} \times 2 \\ \text{Target output voltage } \pm \\ \text{AV}_{DD} \times 0.1 \end{array}$	_	_	3.0	μS
Output Delay Time 3	tpdDX	_	$\begin{array}{l} C_L = 2 \; \text{K}\Omega + 75 \; \text{pF} \times 2 \\ \text{Target output voltage} \end{array}$	_	_	10.0	μS
LOAD Setup Time 1	tsLD1	_	_	1.0	_	_	CPH period
LOAD Setup Time 2	tsLD2			7.0			ns
LOAD Pulse Width H	tLWH	_	_	2.0	_	_	CPH period



14

### **RESTRICTIONS ON PRODUCT USE**

000707EBE

- TOSHIBA is continually working to improve the quality and reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to comply with the standards of safety in making a safe design for the entire system, and to avoid situations in which a malfunction or failure of such TOSHIBA products could cause loss of human life, bodily injury or damage to property.
  In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent TOSHIBA products specifications. Also, please keep in mind the precautions and conditions set forth in the "Handling Guide for Semiconductor Devices," or "TOSHIBA Semiconductor Reliability Handbook" etc..
- The TOSHIBA products listed in this document are intended for usage in general electronics applications (computer, personal equipment, office equipment, measuring equipment, industrial robotics, domestic appliances, etc.). These TOSHIBA products are neither intended nor warranted for usage in equipment that requires extraordinarily high quality and/or reliability or a malfunction or failure of which may cause loss of human life or bodily injury ("Unintended Usage"). Unintended Usage include atomic energy control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, combustion control instruments, medical instruments, all types of safety devices, etc.. Unintended Usage of TOSHIBA products listed in this document shall be made at the customer's own risk.
- Polyimide base film is hard and thin. Be careful not to injure yourself on the film or to scratch any other parts with
  the film. Try to design and manufacture products so that there is no chance of users touching the film after
  assembly, or if they do, that there is no chance of them injuring themselves. When cutting out the film, try to
  ensure that the film shavings do not cause accidents. After use, treat the leftover film and reel spacers as
  industrial waste.
- Light striking a semiconductor device generates electromotive force due to photoelectric effects. In some cases this can cause the device to malfunction.
  - This is especially true for devices in which the surface (back), or side of the chip is exposed. When designing circuits, make sure that devices are protected against incident light from external sources. Exposure to light both during regular operation and during inspection must be taken into account.
- The products described in this document are subject to the foreign exchange and foreign trade laws.
- The information contained herein is presented only as a guide for the applications of our products. No
  responsibility is assumed by TOSHIBA CORPORATION for any infringements of intellectual property or other
  rights of the third parties which may result from its use. No license is granted by implication or otherwise under
  any intellectual property or other rights of TOSHIBA CORPORATION or others.
- The information contained herein is subject to change without notice.