<u>TOSHIBA</u>

TOSHIBA MOS DIGITAL INTEGRATED CIRCUIT SILICON GATE CMOS

32MBIT (4M \times 8 BITS/2M \times 16 BITS) CMOS FLASH MEMORY

DESCRIPTION

The TC58FVM5T2A/B2A/T3A/B3A is a 33554432-bit, 3.0-V read-only electrically erasable and programmable flash memory organized as 4194304 words \times 8 bits or as 2097152 words \times 16 bits. The TC58FVM5T2A/B2A/T3A/B3 A features commands for Read, Program and Erase operations to allow easy interfacing with microprocessors. The commands are based on the JEDEC standard. The Program and Erase operations are automatically executed in the chip. The TC58FVM5T2A/B2A/T3A/B3A also features a Simultaneous Read/Write operation so that data can be read during a Write or Erase operation.

FEATURES

- Power supply voltage VDD = 2.3 V~3.6 V
- Operating temperature $Ta = -40^{\circ}C \sim 85^{\circ}C$
- Organization 4M × 8 bits/2M × 16 bits
- Functions

Simultaneous Read/Write Page Read

Auto Program, Auto Page Program

Auto Block Erase, Auto Chip Erase

Fast Program Mode/Acceleration Mode

- Program Suspend/Resume
- Erase Suspend/Resume
- data polling/Toggle bit
- block protection, boot block protection Automatic Sleep, support for hidden ROM area common flash memory interface (CFI) Byte/Word Modes
- Block erase architecture 8 × 8 Kbytes/63 × 64 Kbytes
- Boot block architecture TC58FVM5T2A/3A: top boot block TC58FVM5B2A/3A: bottom boot block

• Organization of 4 Banks

Rate of Size	BK0	BK1	BK2	BK3
TC58FVM5T2A	1	3	3	1
TC58FVM5B2A	1	3	3	1
TC58FVM5T3A	3	3	1	1
TC58FVM5B3A	1	1	3	3

Mode control

Compatible with JEDEC standard commands Erase/Program cycles

- Erase/Program cycles 10⁵ cycles typ.
- Access Time (Random/Page)

V _{DD}	CL = 30 pF	CL = 100 pF
2.7~3.6 V	65 ns/25 ns	70 ns/30 ns
2.3~3.6 V	70 ns/30 ns	75 ns/35 ns

- Power consumption
 - $10 \ \mu A$ (Standby)

15 mA (Program/Erase operation)

55 mA (Random Read operation)

- 5 mA (Page Read operation)
- 11 mA (Address Increment Read operation)
- Package
 - TC58FVM5**AFT:

TSOPI48-P-1220-0.50 (weight: 0.51 g)

TC58FVM5**AXB:

P-TFBGA56-0710-0.80AZ (weight: 0.125 g)

Ordering information

<u>TC58</u>	E V	<u>M5</u>	<u>T2</u>	A	<u>65</u>	Speed version 65 = 65 ns Package FT = TSOP XB = FBGA Design rule $A = 0.16 \ \mu m$ Function/Boot block architecture/Bank ratio T2 = Page mode/Top boot block/1:3:3:1 B2 = Page mode/Bottom boot block/1:3:3:1 T3 = Page mode/Top boot block/3:3:1:1 B3 = Page mode/Top boot block/3:3:1:1 B3 = Page mode/Bottom boot block/1:1:3:3 Capacity M5 = 32Mbits Supply Voltage V = 3 V system Device type F = NOR Flash memory
						Toshiba CMOS E ² PROM

Ordering type	Boot block	Bank ratio	Package
TC58FVM5T2AFT65	Тор	1:3:3:1	
TC58FVM5B2AFT65	Bottom	1.3.3.1	TSOPI48-P-1220-0.50
TC58FVM5T3AFT65	Тор	3:3:1:1	130F140-F-1220-0.50
TC58FVM5B3AFT65	Bottom	1:1:3:3	
TC58FVM5T2AXB65	Тор	1:3:3:1	
TC58FVM5B2AXB65	Bottom	1.3.3.1	P-TFBGA56-0710-0.80AZ
TC58FVM5T3AXB65	Тор	3:3:1:1	F-1FBGA30-0710-0.00AZ
TC58FVM5B3AXB65	Bottom	1:1:3:3	


PIN ASSIGNMENT (TOP VIEW)····TC58FVM5**AFT PIN NAMES

		A-1, A0~A20	Address Input
A15 □ 1 ○ A14 □ 2	48 □ <u>A16</u> 47 □ BYTE	DQ0~DQ15	Data Input/Output
A13 □ 3 A12 □ 4	46 □ Vss 45 □ DQ15/A-1	CE	Chip Enable Input
A11 □ 5 A10 □ 6	44 □ DQ7 43 □ DQ14	ŌĒ	Output Enable Input
	43 D Q 14 42 D Q 6 41 D Q 13	BYTE	Word/Byte Select Input
A19 🖬 9	⊿∩ □ DQ5	WE	Write Enable Input
<u>A20</u> ☐ 10 WE	39 DQ12 38 DQ4	RY/BY	Ready/Busy Output
RESET 12 	37 □ VDD 36 □ DQ11	RESET	Hardware Reset Input
WP/A <u>CC</u> ☐ 14 RY/BY ☐ 15 A18 ☐ 16	35 = DQ3 34 = DQ10 33 = DQ2	WP/ACC	Write Protect/ Program Acceleration Input
A17 □ 17 A7 □ 18	32 □ DQ9 31 □ DQ1	NC	Not Connected
A6 口 19 A5 口 20	30 □ DQ8 29 □ <u>DQ</u> 0	V _{DD}	Power Supply
A4	28 0E 27 0E 27 0Ss	V_{SS}	Ground
A2 = 23 A1 = 24	26 - CE 25 - A0		

PIN ASSIGNMENT (TOP VIEW)…TC58FVM5**AXB

_	1	2	3	4	5	6	7	8
А	⊘ NC							NC
В	NC							NC
С		A3	A7	RY/BY	WE	A9	A13	
D		A4	A17	WP/ACC	RESET	A8	A12	
Е		A2	A6	A18	NC	A10	A14	
F		A1	A5	A20	A19	A11	A15	
G		A0	DQ0	DQ2	DQ5	DQ7	A16	
н		CE	DQ8	DQ10	DQ12	DQ14	BYTE	
J		ŌĒ	DQ9	DQ11	V_{DD}	DQ13	DQ15	
к		V _{SS}	DQ1	DQ3	DQ4	DQ6	V _{SS}	
L	NC							NC
М	NC							NC

BLOCK DIAGRAM



<u>TOSHIBA</u>

MODE SELECTION

										BYTE MODE	WORD MODE
MODE	CE	ŌĒ	\overline{WE}	A9	A6	A1	A0	RESET	WP/ACC	DQ0~DQ7 ⁽¹⁾	DQ0~DQ15
Read/Page Read	L	L	Н	A9	A6	A1	A0	Н	*	D _{OUT}	D _{OUT}
ID Read (Manufacturer Code)	L	L	Н	V _{ID}	L	L	L	н	*	Code	Code
ID Read (Device Code)	L	L	Н	V _{ID}	L	L	Н	н	*	Code	Code
Standby	н	*	*	*	*	*	*	н	*	High-Z	High-Z
Output Disable	*	Н	Н	*	*	*	*	*	*	High-Z	High-Z
Write	L	Н	(2) ጌ	A9	A6	A1	A0	н	*	D _{IN}	D _{IN}
Block Protect 1	L	V _{ID}	(2) ጌ	V _{ID}	L	Н	L	н	*	*	*
Block Protect 2	L	Н	Н	*	L	Н	L	V _{ID}	*	*	*
Verify Block Protect	L	L	Н	V _{ID}	L	Н	L	н	*	Code	Code
Temporary Block Unprotect	*	*	*	*	*	*	*	V _{ID}	*	*	*
Hardware Reset/Standby	*	*	*	*	*	*	*	L	*	High-Z	High-Z
Boot Block Protect	*	*	*	*	*	*	*	*	L	*	*

Notes: * = V_{IH} or V_{IL} , L = V_{IL} , H = V_{IH}

(1) DQ8~DQ14 are High-Z and DQ15/A-1 is Address Input in Byte Mode.

Addresses are A20~A0 in Word Mode ($\overline{\text{BYTE}} = V_{IH}$), A20~A-1 in Byte Mode ($\overline{\text{BYTE}} = V_{IL}$).

(2) Pulse input

ID CODE TABLE

CODE TYPE		A20~A12	A6	A1	A0	CODE (HEX) ⁽¹⁾
Manufacturer Code		*	L	L	L	0098h
TC58FVM5T2A	*	L	L	Н	00C5h	
Device Code	TC58FVM5B2A	*	L	L	Н	0055h
Device Code	TC58FVM5T3A	*	L	L	Н	00C6h
	TC58FVM5B3A	*	L	L	Н	0056h
Verify Block Protect		BA ⁽²⁾	L	Н	L	Data ⁽³⁾

Notes: $* = V_{IH}$ or V_{IL} , $L = V_{IL}$, $H = V_{IH}$

(1) DQ8~DQ14 are High-Z and DQ15/A-1 is Address Input in Byte Mode.

(2) BA: Block Address

(3) 0001h - Protected Block

0000h - Unprotected Block

COMMAND SEQUENCES

COMMAN	D	BUS WRITE	FIRST BL WRITE CY			ND BUS	THIRD WRITE			TH BUS CYCLE	FIFTH	I BUS CYCLE	-	HBUS CYCLE
SEQUENC	Έ	CYCLES REQ'D	Addr.	Data	Addr.	Data	Addr.	Data	Addr.	Data	Addr.	Data	Addr.	Data
Read/Reset		1	XXXh	F0h										
Deed/Deest	Word 555h		2AAh		555h	Fob	RA ⁽¹⁾	RD ⁽²⁾						
Read/Reset	Byte	3	AAAh	AAh	555h	55h	AAAh	F0h	RA	RD				
ID Read	Word	3	555h	AAh	2AAh	55h	BK ⁽³⁾ + 555h	90h	IA ⁽⁴⁾	ID ⁽⁵⁾				
	Byte		AAAh	70.01	555h	0011	BK ⁽³⁾ + AAAh	0011						
Auto-Program	Word	4	555h	AAh	2AAh	55h	555h	A0h	PA ⁽⁶⁾	PD ⁽⁷⁾				
	Byte	-	AAAh		555h	5511	AAAh	7011		TD				
Auto	Word	11	555h	AAh	2AAh	55h	555h	E6h	PA ⁽⁶⁾	PD ⁽⁷⁾	PA ⁽⁶⁾	PD ⁽⁷⁾	PA ⁽⁶⁾	PD ⁽⁷⁾
PageProgram	Byte	19	AAAh		555h	5511	AAAh	LOII	FA	FD	FA	FD	FA	FD
Program Suspe	end	1	вк ⁽³⁾	B0h										
Program Resur	ne	1	вк ⁽³⁾	30h										
Auto Chip	Word	6	555h	AAh	2AAh	55h	555h	80h	555h	AAh	2AAh	55h	555h	10h
Erase	Byte	0	AAAh	AAII	555h	5511	AAAh	0011	AAAh	AAII	555h	5511	AAAh	1011
Auto Block	Word	6	555h	AAh	2AAh	55h	555h	80h	555h	4 A b	2AAh	55h	ва ⁽⁸⁾	30h
Erase	Byte	0	AAAh	AAII	555h	5511	AAAh	0011	AAAh	AAh	555h	5511	DA	3011
Block Erase Su	spend	1	вк ⁽³⁾	B0h										
Block Erase Re	sume	1	вк ⁽³⁾	30h										
Block Protect 2		4	XXXh	60h	BPA ⁽⁹⁾	60h	XXXh	40h	BPA ⁽⁹⁾	BPD ⁽¹⁰⁾				
Verify Block	Word	3	555h	AAh	2AAh	55h	BK ⁽³⁾ + 555h	90h	BPA ⁽⁹⁾	BPD ⁽¹⁰⁾				
Protect	Byte		AAAh	70.01	555h	0011	BK ⁽³⁾ + AAAh	0011	DIX					
Fast Program	Word	3	555h	AAh	2AAh	55h	555h	20h						
Set	Byte	Ŭ	AAAh	, u u i	555h		AAAh	2011						
Fast Program		2	XXXh	A0h	PA ⁽⁶⁾	PD ⁽⁷⁾								
Fast Program F	Reset	2	XXXh	90h	XXXh	F0h ⁽¹³⁾								
Hidden ROM	Word	- 3	555h	AAh	2AAh	55h	555h	88h						
Mode Entry	Byte	5	AAAh		555h	5511	AAAh	0011						
Hidden ROM	Word	4	555h	AAh	2AAh	55h	555h	A0h	PA ⁽⁶⁾	PD ⁽⁷⁾				
Program	Byte	+	AAAh		555h	5511	AAAh							
Hidden ROM	Word	6	555h	AAh	2AAh	55h	555h	80h	555h	AAh	2AAh	55h	ва ⁽⁸⁾	30h
Erase	Byte	0	AAAh	~~11	555h	5511	AAAh	0011	AAAh		555h	5511	DA	5011
Hidden ROM	Word	4	555h	AAh	2AAh	55h	555h	90h	XXXh	00h				
Mode Exit	Byte	+	AAAh	~~11	555h	5511	AAAh	3011	~~~	0011				
Query Command	Word Byte	2	BK ⁽³⁾ + 55h BK ⁽³⁾ +AAh	98h	CA ⁽¹¹⁾	CD ⁽¹²⁾								

Notes: The system should generate the following address patterns:

Word Mode: 555h or 2AAh on address pins A10~A0 DQ8~DQ15 are ignored in Word Mode.

Byte Mode: AAAh or 555h on address pins A10~A-1

- (1) RA: Read Address
- (2) RD: Read Data
- (3) BK: Bank Address = A20~A18
- (4) IA: Bank Address and ID Read Address (A6, A1, A0) Bank Address = A20~A18 Manufacturer Code = (0, 0, 0) Device Code = (0, 0, 1)
- (5) ID: ID Data
- (6) PA: Program Address
 - (Input continuous 8 address from (A0, A1, A2) = (0, 0, 0) to (A0, A1, A2) = (1, 1, 1) in Page program.)

- (7) PD: Program Data
- (8) BA: Block Address = $A20 \sim A12$
- (9) BPA: Block Address and ID Read Address (A6, A1, A0) Block Address = A20~A12
 - ID Read Address = (0, 1, 0)
- (10) BPD: Verify Data
- (11) CA: CFI Address
- (12) CD: CFI Data
- (13) F0h: 00h is valid too

<u>TOSHIBA</u>

SIMULTANEOUS READ/WRITE OPERATION

The TC58FVM5T2A/B2A/T3A/B3A features a Simultaneous Read/Write operation. The Simultaneous Read/Write operation enables the device to simultaneously write data to or erase data from a bank while reading data from another bank.

The TC58FVM5T2A/B2A/T3A/B3A has a total of four banks (4Mbits: 12Mbits: 12Mbits: 4Mbits). Banks can be switched between using the bank addresses (A20~A18). For a description of bank blocks and addresses, please refer to the Block Address Table and Block Size Table.

The Simultaneous Read/Write operation cannot perform multiple operations within a single bank. The table below shows the operation modes in which simultaneous operation can be performed.

Note that during Auto-Program execution or Auto Block Erase operation, the Simultaneous Read/Write operation cannot read data from addresses in the same bank which have not been selected for operation. Data from these addresses can be read using the Program Suspend or Erase Suspend function, however.

SIMULTANEOUS READ/WRITE OPERATION

STATUS OF BANK ON WHICH OPERATION IS BEING PERFORMED	STATUS OF OTHER BANKS
Read Mode	
ID Read Mode ⁽¹⁾	
Auto-Program Mode	
Auto-Page Program Mode	
Fast Program Mode ⁽²⁾	
Program Suspend Mode	Read Mode
Auto Block Erase Mode	Reau Mode
Auto Multiple Block Erase Mode ⁽³⁾	
Erase Suspend Mode	
Program during Erase Suspend	
Program Suspend during Erase Suspend	
CFI Mode	

(1) Only Command Mode is valid.

(2) Including times when Acceleration Mode is in use.

(3) If the selected blocks are spread across all four banks, simultaneous operation cannot be carried out.

OPERATION MODES

In addition to the Read, Write and Erase Modes, the TC58FVM5T2A/B2A/T3A/B3A features many functions including block protection and data polling. When incorporating the device into a deign, please refer to the timing charts and flowcharts in combination with the description below.

READ MODE (PAGE READ)

To read data from the memory cell array, set the device to Read Mode. In Read Mode the device can perform high-speed random access and Page Read as asynchronous ROM.

The device is automatically set to Read Mode immediately after power-on or on completion of automatic operation. A software reset releases ID Read Mode and the lock state which the device enters if automatic operation ends abnormally, and sets the device to Read Mode. A hardware reset terminates operation of the device and resets it to Read Mode. When reading data without changing the address immediately after power-on, either input a hardware Reset or change \overline{CE} from H to L.

ID Read Mode

ID Read Mode is used to read the device maker code and device code. The mode is useful in that it allows EPROM programmers to identify the device type automatically.

ID read can be executed in two ways, as follows:

(1) Applying VID to A9

This method is used mainly by EPROM programmers. Applying V_{ID} to A9 sets the device to ID Read Mode, outputting the maker code from address 00H and the device code from address 01H. Releasing V_{ID} from A9 returns the device to Read Mode. With this method all banks are set to ID Read Mode; thus, simultaneous operation cannot be performed.

(2) Input command sequence

With this method simultaneous operation can be performed. Inputting an ID Read command sets the specified bank to ID Read Mode. Banks are specified by inputting the bank address (BK) in the third Bus Write cycle of the Command cycle. To read an ID code, the bank address as well as the ID read address must be specified (with $\overline{WP}/ACC = V_{IH}$ or V_{IL}). The maker code is output from address BK + 00; the device code is output from address BK + 01. From other banks data are output from the memory cells. Inputting a Reset command releases ID Read Mode and returns the device to Read Mode.

Access time in ID Read Mode is the same as that in Read Mode. For a list of the codes, please refer to the ID Code Table.

Standby Mode

There are two ways to put the device into Standby Mode.

(1) Control using $\overline{\text{CE}}$ and $\overline{\text{RESET}}$

With the device in Read Mode, input $V_{DD} \pm 0.3 V$ to \overline{CE} and \overline{RESET} . The device will enter Standby Mode and the current will be reduced to the standby current (I_{DDS1}). However, if the device is in the process of performing simultaneous operation, the device will not enter Standby Mode but will instead cause the operating current to flow.

(2) Control using $\overline{\text{RESET}}$ only

With the device in Read Mode, input $V_{SS} \pm 0.3 V$ to \overline{RESET} . The device will enter Standby Mode and the current will be reduced to the standby current (IDDS1). Even if the device is in the process of performing simultaneous operation, this method will terminate the current operation and set the device to Standby Mode. This is a hardware reset and is described later.

In Standby Mode DQ is put in High-Impedance state.

Auto-Sleep Mode

This function suppresses power dissipation during reading. If the address input does not change for 150 ns, the device will automatically enter Sleep Mode and the current will be reduced to the standby current (I_{DDS2}). However, if the device is in the process of performing simultaneous operation, the device will not enter Standby Mode but will instead cause the operating current to flow. Because the output data is latched, data is output in Sleep Mode. When the address is changed, Sleep Mode is automatically released, and data from the new address is output.

Output Disable Mode

Inputting V_{IH} to $\ \overline{OE}\$ disables output from the device and sets DQ to High-Impedance.

Command Write

The TC58FVM5T2A/B2A/T3A/B3A uses the standard JEDEC control commands for a single-power supply E^2PROM . A Command Write is executed by inputting the address and data into the Command Register. The command is written by inputting a pulse to \overline{WE} with $\overline{CE} = V_{IL}$ and $\overline{OE} = V_{IH}$ (\overline{WE} control). The command can also be written by inputting a pulse to \overline{CE} with $\overline{WE} = V_{IL}$ (\overline{CE} control). The address is latched on the falling edge of either \overline{WE} or \overline{CE} . The data is latched on the rising edge of either \overline{WE} or \overline{CE} . DQ0~DQ7 are valid for data input and DQ8~DQ15 are ignored.

To abort input of the command sequence use the Reset command. The device will reset the Command Register and enter Read Mode. If an undefined command is input, the Command Register will be reset and the device will enter Read Mode.

Software Reset

Apply a software reset by inputting a Read/Reset command. A software reset returns the device from ID Read Mode or CFI Mode to Read Mode, releases the lock state if automatic operation has ended abnormally, and clears the Command Register.

Hardware Reset

A hardware reset initializes the device and sets it to Read Mode. When a pulse is input to $\overline{\text{RESET}}$ for t_{RP}, the device abandons the operation which is in progress and enters Read Mode after t_{READY}. Note that if a hardware reset is applied during data overwriting, such as a Write or Erase operation, data at the address or block being written to at the time of the reset will become undefined.

After a hardware reset the device enters Read Mode if $\overline{RESET} = V_{IH}$ or Standby Mode if $\overline{RESET} = V_{IL}$. The DQ pins are High-Impedance when $\overline{RESET} = V_{IL}$. After the device has entered Read Mode, Read operations and input of any command are allowed.

ACTION	SOFTWARE RESET	HARDWARE RESET
Releases ID Read Mode or CFI Mode.	True	True
Clears the Command Register.	True	True
Releases the lock state if automatic operation has ended abnormally.	True	True
Stops any automatic operation which is in progress.	False	True
Stops any operation other than the above and returns the device to Read Mode.	False	True

Comparison between Software Reset and Hardware Reset

BYTE/Word Mode

BYTEis used select Word Mode (16 bits) or Byte Mode (8 bits) for the TC58FVM5T2A/B2A/T3A/B3A. If VIHis input toBYTEBYTE, the device will operate in Word Mode. Read data or write commands using DQ0~DQ15.When VIL is input toBYTEBYTE, read data or write commands using DQ0~DQ7. DQ15/A-1 is used as the lowestaddress.DQ8~DQ14 will become High-Impedance.

Auto-Program Mode

The TC58FVM5T2A/B2A/T3A/B3A can be programmed in either byte or word units. Auto-Program Mode is set using the Program command. The program address is latched on the falling edge of the \overline{WE} signal and data is latched on the rising edge of the fourth Bus Write cycle (with \overline{WE} control). Auto programming starts on the rising edge of the \overline{WE} signal in the fourth Bus Write cycle. The Program and Program Verify commands are automatically executed by the chip. The device status during programming is indicated by the Hardware Sequence flag. To read the Hardware Sequence flag, specify the address to which the Write is being performed.

During Auto Program execution, a command sequence for the bank on which execution is being performed cannot be accepted. To terminate execution, use a hardware reset. Note that if the Auto-Program operation is terminated in this manner, the data written so far is invalid.

Any attempt to program a protected block is ignored. In this case the device enters Read Mode 3 μ s after the rising edge of the $\overline{\text{WE}}$ signal in the fourth Bus Write cycle.

If an Auto-Program operation fails, the device remains in the programming state and does not automatically return to Read Mode. The device status is indicated by the Hardware Sequence flag. Either a Reset command or a hardware reset is required to return the device to Read Mode after a failure. If a programming operation fails, the block which contains the address to which data could not be programmed should not be used.

The device allows 0s to be programmed into memory cells which contain a 1. 1s cannot be programmed into cells which contain 0s. If this is attempted, execution of Auto Program will fail. This is a user error, not a device error. A cell containing 0 must be erased in order to set it to 1.

Auto-Page Program Mode

Auto-Page Program is a function which enables to simultaneously program 8words or 16bytes data. In this mode Program time for 32M bit is less than 60% compare with Auto program mode. In word mode, input page program command during first bus write cycle to third bus write cycle. Input program data and address of (A0, A1, A2) = (0, 0, 0) in forth bus write cycle. Input increment address and program data during fifth bus write cycle to eleventh bus write cycle. After input eleventh bus write cycle, page program operation start. In byte mode, input increment address and program data of $(A-1, A0, A1, A2) = (0, 0, 0, 0) \cdots (A-1, A0, A1, A2) = (1, 1, 1, 1)$ during fifth bus write cycle to nineteenth bus write cycle.

Fast Program Mode

Fast Program is a function which enables execution of the command sequence for the Auto Program to be completed in two cycles. In this mode the first two cycles of the command sequence, which normally requires four cycles, are omitted. Writing is performed in the remaining two cycles. To execute Fast Program, input the Fast Program command. Write in this mode uses the Fast Program command but operation is the same at that for ordinary Auto-Program. The status of the device is indicated by the Hardware Sequence flag and read operations can be performed as usual. To exit this mode, the Fast Program Reset command must be input. When the command is input, the device will return to Read Mode.

Acceleration Mode

The TC58FVM5T2A/B2A/T3A/B3A features Acceleration Mode which allows write time to be reduced. Applying V_{ACC} to \overline{WP} or ACC automatically sets the device to Acceleration Mode. In Acceleration Mode, Block Protect Mode changes to Temporary Block Unprotect Mode. Write Mode changes to Fast Program Mode. Modes are switched by the \overline{WP} /ACC signal; thus, there is no need for a Temporary Block Unprotect operation or to set or reset Fast Program Mode. Operation of Write is the same as in Auto-Program Mode. Removing V_{ACC} from \overline{WP} /ACC terminates Acceleration Mode.

Program Suspend/Resume Mode

Program Suspend is used to enable Data Read by suspending the Write operation. The device accepts a Program Suspend command in Write Mode (including Write operations performed during Erase Suspend) but ignores the command in other modes. When the command is input, the address of the bank on which Write is being performed must be specified. After input of the command, the device will enter Program Suspend Read Mode after tSUSP.

During Program Suspend, Cell Data Read, ID Read and CFI Data Read can be performed. When Data Write is suspended, the address to which Write was being performed becomes undefined. ID Read and CFI Data Read are the same as usual.

After completion of Program Suspend input a Program Resume command to return to Write Mode. When inputting the command, specify the address of the bank on which Write is being performed. If the ID Read or CFI Data Read functions is being used, abort the function before inputting the Resume command. On receiving the Resume command, the device returns to Write Mode and resumes outputting the Hardware Sequence flag for the bank to which data is being written.

Program Suspend can be run in Fast Program Mode or Acceleration Mode. However, note that when running Program Suspend in Acceleration Mode, VACC must not be released.

Auto Chip Erase Mode

The Auto Chip Erase Mode is set using the Chip Erase command. An Auto Chip Erase operation starts on the rising edge of \overline{WE} in the sixth bus cycle. All memory cells are automatically preprogrammed to 0, erased and verified as erased by the chip. The device status is indicated by the Hardware Sequence flag.

Command input is ignored during an Auto Chip Erase. A hardware reset can interrupt an Auto Chip Erase operation. If an Auto Chip Erase operation is interrupted, it cannot be completed correctly. Hence an additional Erase operation must be performed.

Any attempt to erase a protected block is ignored. If all blocks are protected, the Auto Erase operation will not be executed and the device will enter Read mode 250 μ s after the rising edge of the \overline{WE} signal in the sixth bus cycle.

If an Auto Chip Erase operation fails, the device will remain in the erasing state and will not return to Read Mode. The device status is indicated by the Hardware Sequence flag. Either a Reset command or a hardware reset is required to return the device to Read Mode after a failure.

In this case it cannot be ascertained which block the failure occurred in. Either abandon use of the device altogether, or perform a Block Erase on each block, identify the failed block, and stop using it. The host processor must take measures to prevent subsequent use of the failed block.

Auto Block Erase/Auto Multi-Block Erase Modes

The Auto Block Erase Mode and Auto Multi-Block Erase Mode are set using the Block Erase command. The block address is latched on the falling edge of the \overline{WE} signal in the sixth bus cycle. The block erase starts as soon as the Erase Hold Time (tBEH) has elapsed after the rising edge of the \overline{WE} signal. When multiple blocks are erased, the sixth Bus Write cycle is repeated with each block address and Auto Block Erase command being input within the Erase Hold Time (this constitutes an Auto Multi-Block Erase operation). If a command other than an Auto Block Erase command or Erase Suspend command is input during the Erase Hold Time, the device will reset the Command Register and enter Read Mode. The Erase Hold Time restarts on each successive rising edge of \overline{WE} . Once operation starts, all memory cells in the selected block are automatically preprogrammed to 0, erased and verified as erased by the chip. The device status is indicated by the setting of the Hardware Sequence flag. When the Hardware Sequence flag is read, the addresses of the blocks on which auto-erase operation is being performed must be specified. If the selected blocks are spread across all nine banks, simultaneous operation cannot be carried out.

All commands (except Erase Suspend) are ignored during an Auto Block Erase or Auto Multi-Block Erase operation. Either operation can be aborted using a Hardware Reset. If an auto-erase operation is interrupted, it cannot be completed correctly; therefore, a further erase operation is necessary to complete the erasing.

Any attempt to erase a protected block is ignored. If all the selected blocks are protected, the auto-erase operation is not executed and the device returns to Read Mode 250 μ s after the rising edge of the \overline{WE} signal in the last bus cycle.

If an auto-erase operation fails, the device remains in Erasing state and does not return to Read Mode. The device status is indicated by the Hardware Sequence flag. After a failure either a Reset command or a Hardware Reset is required to return the device to Read Mode. If multiple blocks are selected, it will not be possible to ascertain the block in which the failure occurred. In this case either abandon use of the device altogether, or perform a Block Erase on each block, identify the failed block, and stop using it. The host processor must take measures to prevent subsequent use of the failed block.

Erase Suspend/Erase Resume Modes

Erase Suspend Mode suspends Auto Block Erase and reads data from or writes data to an unselected block. The Erase Suspend command is allowed during an auto block erase operation but is ignored in all other operation modes. When the command is input, the address of the bank on which Erase is being performed must be specified.

In Erase Suspend Mode only a Read, Program or Resume command can be accepted. If an Erase Suspend command is input during an Auto Block Erase, the device will enter Erase Suspend Read Mode after t_{SUSE}. The device status (Erase Suspend Read Mode) can be verified by checking the Hardware Sequence flag. If data is read consecutively from the block selected for Auto Block Erase, the DQ2 output will toggle and the DQ6 output will stop toggling and RY/\overline{BY} will be set to High-Impedance.

Inputting a Write command during an Erase Suspend enables a Write to be performed to a block which has not been selected for the Auto Block Erase. Data is written in the usual manner.

To resume the Auto Block Erase, input an Erase Resume command. On input of the command, the address of the bank on which the Write was being performed must be specified. On receiving an Erase Resume command, the device returns to the state it was in when the Erase Suspend command was input. If an Erase Suspend command is input during the Erase Hold Time, the device will return to the state it was in at the start of the Erase Hold Time. At this time more blocks can be specified for erasing. If an Erase Resume command is input during an Auto Block Erase, Erase resumes. At this time toggle output of DQ6 resumes and 0 is output on RY/\overline{BY} .

BLOCK PROTECTION

Block Protection is a function for disabling writing and erasing specific blocks. Block protection can be carried out in two ways: by supplying a high voltage (VID) to the device (see Block protection 1) or by supplying a high voltage and a command sequence (see Block protection 2).

(1) Block protection 1

Specify a device block address and make the following signal settings $A9 = \overline{OE} = V_{ID}$, $A1 = V_{IH}$ and $\overline{CE} = A0 = A6 = V_{IL}$. Now when a pulse is input to \overline{WE} for tPPLH, the device will start to write to the block protection circuit. Block protection can be verified using the Verify Block Protect command. Inputting VIL on \overline{OE} sets the device to Verify Mode. 01H is output if the block is protected and 00H is output if the block is unprotected. If block protection was unsuccessful, the operation must be repeated. Releasing VID from A9 and \overline{OE} terminates this mode.

(2) Block protection 2

Applying VID to $\overline{\text{RESET}}$ and inputting the Block Protect 2 command also performs block protection. The first cycle of the command sequence is the Set-up command. In the second cycle, the Block Protect command is input, in which a block address and A1 = VIH and A0 = A6 = VIL are input. Now the device writes to the block protection circuit. There is a wait of tPPLH until this write is completed; however, no intervention is necessary during this time. In the third cycle the Verify Block Protect command is input. This command verifies the write to the block protection circuit. Read is performed in the fourth cycle. If the protection operation is complete, 01H is output. If a value other than 01H is output, block protection is not complete and the Block Protect command must be input again. Removing the VID input from $\overline{\text{RESET}}$ exits this mode.

Temporary Block Unprotection

The TC58FVM5T2A/B2A/T3A/B3A has a temporary block unprotection feature which disables block protection for all protected blocks. Unprotection is enabled by applying V_{ID} to the $\overline{\text{RESET}}$ pin. Now Write and Erase operations can be performed on all blocks except the boot blocks which have been protected by the Boot Block Protect operation. The device returns to its previous state when V_{ID} is removed from the $\overline{\text{RESET}}$ pin. That is, previously protected blocks will be protected again.

Verify Block Protect

The Verify Block Protect command is used to ascertain whether a block is protected or unprotected. Verification is performed either by inputting the Verify Block Protect command or by applying V_{ID} to the A9 pin, as for ID Read Mode, and setting the block address = $A0 = A6 = V_{IL}$ and $A1 = V_{IH}$. If the block is protected, 01H is output. If the block is unprotected, 00H is output.

Boot Block Protection

Boot block protection temporarily protects certain boot blocks using a method different from ordinary block protection. Neither V_{ID} nor a command sequence is required. Protection is performed simply by inputting V_{IL} on \overline{WP}/ACC . The target blocks are the two pairs of boot blocks. The top boot blocks are BA69 and BA70; the bottom boot blocks are BA0 and BA1. Inputting V_{IH} on \overline{WP}/ACC releases the mode. From now on, if it is necessary to protect these blocks, the ordinary Block Protection Mode must be used.

Hidden ROM Area

The TC58FVM5T2A/B2A/T3A/B3A features a 64-Kbyte hidden ROM area which is separate from the memory cells. The area consists of one block. Data Read, Write and Protect can be performed on this block. Because Protect cannot be released, once the block is protected, data in the block cannot be overwritten.

The hidden ROM area is located in the address space indicated in the HIDDEN ROM AREA ADDRESS TABLE. To access the Hidden ROM area, input a Hidden ROM Mode Entry command. The device now enters Hidden ROM Mode, allowing Read, Write, Erase and Block Protect to be executed. Write and Erase operations are the same as auto operations except that the device is in Hidden ROM Mode. To protect the hidden ROM area, use the block protection function. The operation of Block Protect here is the same as a normal Block Protect except that VIH rather than VID is input to RESET. Once the block has been protected, protection cannot be released, even using the temporary block unprotection function. Use Block Protect carefully. Note that in Hidden ROM Mode, simultaneous operation cannot be performed for BANK3 in top boot type and for BANK0 in bottom boot type.

To exit Hidden ROM Mode, use the Hidden ROM Mode Exit command. This will return the device to Read Mode.

TVDE	TYPE BOOT BLOCK	BYTE MOD	E	WORD MODE			
	ARCHITECTURE	ADDRESS RANGE	SIZE	ADDRESS RANGE	SIZE		
TC58FVM5T2A TC58FVM5T3A	TOP BOOT BLOCK	3F0000h~3FFFFFh	64 Kbytes	1F8000h~1FFFFFh	32 Kwords		
TC58FVM5B2A TC58FVM5B3A	BOTTOM BOOT BLOCK	000000h~00FFFFh	64 Kbytes	000000h~007FFFh	32 Kwords		

HIDDEN ROM AREA ADDRESS TABLE

COMMON FLASH MEMORY INTERFACE (CFI)

The TC58FVM5T2A/B2A/T3A/B3A conforms to the CFI specifications. To read information from the device, input the Query command followed by the address. In Word Mode DQ8~DQ15 all output 0s. To exit this mode, input the Reset command.

CFI CODE TABLE

ADDRESS A6~A0	DATA DQ15~DQ0	DESCRIPTION
10h 11h 12h	0051h 0052h 0059h	ASCII string "QRY"
13h 14h	0002h 0000h	Primary OEM command set 2: AMD/FJ standard type
15h 16h	0040h 0000h	Address for primary extended table
17h 18h	0000h 0000h	Alternate OEM command set 0: none exists
19h 1Ah	0000h 0000h	Address for alternate OEM extended table
1Bh	0023h	V _{DD} (min) (Write/Erase) DQ7~DQ4: 1 V DQ3~DQ0: 100 mV
1Ch	0036h	V _{DD} (max) (Write/Erase) DQ7~DQ4: 1 V DQ3~DQ0: 100 mV
1Dh	0000h	V _{PP} (min) voltage
1Eh	0000h	V _{PP} (max) voltage
1Fh	0004h	Typical time-out per single byte/word write $(2^{N} \mu s)$
20h	0000h	Typical time-out for minimum size buffer write $(2^N \mu s)$
21h	000Ah	Typical time-out per individual block erase (2 ^N ms)
22h	0000h	Typical time-out for full chip erase (2 ^N ms)
23h	0005h	Maximum time-out for byte/word write (2 ^N times typical)
24h	0000h	Maximum time-out for buffer write (2 ^N times typical)
25h	0004h	Maximum time-out per individual block erase (2 ^N times typical)
26h	0000h	Maximum time-out for full chip erase (2 ^N times typical)
27h	0016h	Device Size (2 ^N byte)
28h 29h	0002h 0000h	Flash device interface description 2: ×8/×16
2Ah 2Bh	0004h 0000h	Maximum number of bytes in multi-byte write (2 ^N)

ADDRESS A6~A0	DATA DQ15~DQ0	DESCRIPTION
2Ch	0002h	Number of erase block regions within device
2Dh 2Eh 2Fh 30h	0007h 0000h 0020h 0000h	Erase Block Region 1 information Bits $0\sim15$: y = block number Bits $16\sim31$: z = block size (z × 256 bytes)
31h 32h 33h 34h	003Eh 0000h 0000h 0000h	Erase Block Region 2 information
40h 41h 42h	0050h 0052h 0049h	ASCII string "PRI"
43h	0031h	Major version number, ASCII
44h	0031h	Minor version number, ASCII
45h	0000h	Address-Sensitive Unlock 0: Required 1: Not required
46h	0002h	Erase Suspend 0: Not supported 1: For Read-only 2: For Read & Write
47h	0001h	Block Protect 0: Not supported X: Number of blocks per group
48h	0001h	Block Temporary Unprotect 0: Not supported 1: Supported
49h	0004h	Block Protect/Unprotect scheme
4Ah	0001h	Simultaneous operation 0: Not supported 1: Supported
4Bh	0000h	Burst Mode 0: Not supported
4Ch	0001h	Page Mode 0: Not supported 1: Supported
4Dh	0085h	V _{ACC} (min) voltage DQ7~DQ4: 1 V DQ3~DQ0: 100 mV
4Eh	0095h	V _{ACC} (max) voltage DQ7~DQ4: 1 V DQ3~DQ0: 100 mV
4Fh	000Xh	Top/Bottom Boot Block Flag 2: TC58FVM5B2A 3: TC58FVM5T2A
50h	0001h	Program Suspend 0: Not supported 1: Supported

ADDRESS A6~A0	DATA DQ15~DQ0	DESCRIPTION
57h	0004h	Bank Organization 00h: Data at 4Ah is zero X: Number of Banks
58h	00XXh	Bank0 Region information X = Number of blocks in Bank0 TC58FVM5T2A: 08h TC58FVM5B2A: 0Fh TC58FVM5T3A: 18h TC58FVM5B3A: 0Fh
59h	00XXh	Bank1 Region information X = Number of blocks in Bank1 TC58FVM5T2A: 18h TC58FVM5B2A: 18h TC58FVM5T3A: 18h TC58FVM5B3A: 08h
5Ah	00XXh	Bank2 Region information X = Number of blocks in Bank2 TC58FVM5T2A: 18h TC58FVM5B2A: 18h TC58FVM5T3A: 08h TC58FVM5B3A: 18h
5Bh	00XXh	Bank3 Region information X = Number of blocks in Bank3 TC58FVM5T2A: 0Fh TC58FVM5B2A: 08h TC58FVM5T3A: 0Fh TC58FVM5B3A: 18h

HARDWARE SEQUENCE FLAGS

The TC58FVM5T2A/B2A/T3A/B3A has a Hardware Sequence flag which allows the device status to be determined during an auto mode operation. The output data is read out using the same timing as that used when $\overline{CE} = \overline{OE} = V_{IL}$ in Read Mode. The RY/BY output can be either High or Low.

The device re-enters Read Mode automatically after an auto mode operation has been completed successfully. The Hardware Sequence flag is read to determine the device status and the result of the operation is verified by comparing the read-out data with the original data.

		STATUS		DQ7	DQ6	DQ5	DQ3	DQ2	RY/BY
	Auto Prog	ramming/Auto Pag	e Programming	DQ7 (4)	Toggle	0	0	1	0
	Read in P	rogram Suspend ⁽¹⁾		Data	Data	Data	Data	Data	High-Z
		Energy Hold Time	Selected ⁽²⁾	0	Toggle	0	0	Toggle	0
	In Auto	Erase Hold Time	Not-selected ⁽³⁾	0	Toggle	0	0	1	0
In Brogroop	Erase	Auto Erase	Selected	0	Toggle	0	1	Toggle	0
In Progress			Not-selected	0	Toggle	0	1	1	0
	In Erase	Read Programming	Selected	1	1	0	0	Toggle	High-Z
			Not-selected	Data	Data	Data	Data	Data	High-Z
	Suspend		Selected	DQ7 (4)	Toggle	0	0	Toggle	0
			Not-selected	$\overline{\text{DQ7}}^{(4)}$	Toggle	0	0	1	0
	Auto Prog	ramming/Auto Pag	e Programming	DQ7 (4)	Toggle	1	0	1	0
Time Limit Exceeded	Auto Eras	e		0	Toggle	1	1	NA	0
	Programm	ing in Erase Suspe	end	DQ7 ⁽⁴⁾	Toggle	1	0	NA	0

Notes:DQ outputs cell data and RY/BY goes High-Impedence when the operation has been completed.

DQ0 and DQ1 pins are reserved for future use.

0 is output on DQ0, DQ1 and DQ4.

- (1) Data output from an address to which Write is being performed is undefined.
- (2) Output when the block address selected for Auto Block Erase is specified and data is read from there. During Auto Chip Erase, all blocks are selected.
- (3) Output when a block address not selected for Auto Block Erase of same bank as selected block is specified and data is read from there.
- (4) In case of Page program operation is program data of (A0, A1, A2) = (1, 1, 1) in eleventh bus write cycle in word mode. Program data of (A-1, A0, A1, A2) = (1, 1, 1, 1) in nineteenth bus write cycle in byte mode.

DQ7 (DATA polling)

During an Auto-Program or auto-erase operation, the device status can be determined using the data polling function. \overline{DATA} polling begins on the rising edge of \overline{WE} in the last bus cycle. In an Auto-Program operation, DQ7 outputs inverted data during the programming operation and outputs actual data after programming has finished. In an auto-erase operation, DQ7 outputs 0 during the Erase operation and outputs 1 when the Erase operation has finished. If an Auto-Program or auto-erase operation fails, DQ7 simply outputs the data.

When the operation has finished, the address latch is reset. Data polling is asynchronous with the $\overline{\text{OE}}$ signal.

DQ6 (Toggle bit 1)

The device status can be determined by the Toggle Bit function during an Auto-Program or auto-erase operation. The Toggle bit begins toggling on the rising edge of \overline{WE} in the last bus cycle. DQ6 alternately outputs a 0 or a 1 for each \overline{OE} access while $\overline{CE} = V_{IL}$ while the device is busy. When the internal operation has been completed, toggling stops and valid memory cell data can be read by subsequent reading. If the operation fails, the DQ6 output toggles.

If an attempt is made to execute an Auto Program operation on a protected block, DQ6 will toggle for around 3 μ s. It will then stop toggling. If an attempt is made to execute an auto erase operation on a protected block, DQ6 will toggle for around 250 μ s. It will then stop toggling. After toggling has stopped the device will return to Read Mode.

DQ5 (internal time-out)

If the internal timer times out during a Program or Erase operation, DQ5 outputs a 1. This indicates that the operation has not been completed within the allotted time.

Any attempt to program a 1 into a cell containing a 0 will fail (see Auto-Program Mode). In this case DQ5 outputs a 1. Either a hardware reset or a software Reset command is required to return the device to Read Mode.

DQ3 (Block Erase timer)

The Block Erase operation starts 50 μ s (the Erase Hold Time) after the rising edge of \overline{WE} in the last command cycle. DQ3 outputs a 0 for the duration of the Block Erase Hold Time and a 1 when the Block Erase operation starts. Additional Block Erase commands can only be accepted during the Block Erase Hold Time. Each Block Erase command input within the hold time resets the timer, allowing additional blocks to be marked for erasing. DQ3 outputs a 1 if the Program or Erase operation fails.

DQ2 (Toggle bit 2)

DQ2 is used to indicate which blocks have been selected for Auto Block Erase or to indicate whether the device is in Erase Suspend Mode.

If data is read continuously from the selected block during an Auto Block Erase, the DQ2 output will toggle. Now 1 will be output from non-selected blocks; thus, the selected block can be ascertained. If data is read continuously from the block selected for Auto Block Erase while the device is in Erase Suspend Mode, the DQ2 output will toggle. Because the DQ6 output is not toggling, it can be determined that the device is in Erase Suspend Mode. If data is read from the address to which data is being written during Erase Suspend in Programming Mode, DQ2 will output a 1.

RY/BY (READY/BUSY)

TC58FVM5T2A/B2A/T3A/B3A has a RY/ $\overline{\text{BY}}$ signal to indicate the device status to the host processor. A 0 (Busy state) indicates that an Auto-Program or auto-erase operation is in progress. A 1 (Ready state) indicates that the operation has finished and that the device can now accept a new command. RY/ $\overline{\text{BY}}$ outputs a 0 when an operation has failed.

 RY/\overline{BY} outputs a 0 after the rising edge of \overline{WE} in the last command cycle.

During an Auto Block Erase operation, commands other than Erase Suspend are ignored. RY/\overline{BY} outputs a 1 during an Erase Suspend operation. The output buffer for the RY/\overline{BY} pin is an open-drain type circuit, allowing a wired-OR connection. A pull-up resistor must be inserted between V_{DD} and the RY/\overline{BY} pin.

DATA PROTECTION

The TC58FVM5T2A/B2A/T3A/B3A includes a function which guards against malfunction or data corruption.

Protection against Program/Erase Caused by Low Supply Voltage

To prevent malfunction at power-on or power-down, the device will not accept commands while V_{DD} is below V_{LKO} . In this state, command input is ignored.

If V_{DD} drops below V_{LKO} during an Auto Operation, the device will terminate Auto-Program execution. In this case, Auto operation is not executed again when V_{DD} return to recommended V_{DD} voltage Therefore, command need to be input to execute Auto operation again.

When VDD > VLKO, make up countermeasure to be input accurately command in system side please.

Protection against Malfunction Caused by Glitches

To prevent malfunction during operation caused by noise from the system, the device will not accept pulses shorter than 3 ns (Typ.) input on \overline{WE} , \overline{CE} or \overline{OE} . However, if a glitch exceeding 3 ns (Typ.) occurs and the glitch is input to the device malfunction may occur.

The device uses standard JEDEC commands. It is conceivable that, in extreme cases, system noise may be misinterpreted as part of a command sequence input and that the device will acknowledge it. Then, even if a proper command is input, the device may not operate. To avoid this possibility, clear the Command Register before command input. In an environment prone to system noise, Toshiba recommend input of a software or hardware reset before command input.

Protection against Malfunction at Power-on

To prevent damage to data caused by sudden noise at power-on, when power is turned on with $\overline{WE} = \overline{CE} = V_{IL}$ the device does not latch the command on the first rising edge of \overline{WE} or \overline{CE} . Instead, the device automatically Resets the Command Register and enters Read Mode.

ABSOLUTE MAXIMUM RATINGS

SYMBOL	PARAMETER	RANGE	UNIT
V _{DD}	V _{DD} Supply Voltage	-0.6~4.6	V
V _{IN}	Input Voltage	-0.6 ~V _{DD} + 0.5 (\leq 4.6) ⁽¹⁾	V
V _{DQ}	Input/Output Voltage	-0.6 ~V _{DD} + 0.5 (\leq 4.6) ⁽¹⁾	V
VIDH	Maximum Input Voltage for A9, \overline{OE} and $\overline{RESET}^{(2)}$	13.0	V
V _{ACCH}	Maximum Input Voltage for WP/ACC (2)	10.5	V
PD	Power Dissipation	600	mW
T _{solder}	Soldering Temperature (10s)	260	°C
T _{stg}	Storage Temperature	-55~150	°C
T _{opr}	Operating Temperature	-40~85	°C
IOSHORT	Output Short-Circuit Current ⁽³⁾	100	mA

(1) This level may undershoot to -2.0 V for periods < 20 ns, and may overshoot to +2.0 V for periods < 20 ns.

(2) Do not apply VID/VACC when the supply voltage is not within the device's recommended operating voltage range.

(3) Outputs should be shorted for no more than one second.

No more than one output should be shorted at a time.

CAPACITANCE (Ta = 25°C, f = 1 MHz)

<u>TSOPI</u>

SYMBOL	PARAMETER	CONDITION	MAX	UNIT
C _{IN}	Input Pin Capacitance	$V_{IN} = 0 \ V$	4	pF
C _{OUT}	Output Pin Capacitance	$V_{OUT} = 0 V$	8	pF
C _{IN2}	Control Pin Capacitance	$V_{IN} = 0 \ V$	8	pF

This parameter is periodically sampled and is not tested for every device.

<u>TFBGA</u>

SYMBOL	PARAMETER	CONDITION	MAX	UNIT
C _{IN}	Input Pin Capacitance	$V_{IN} = 0 \ V$	4	pF
C _{OUT}	Output Pin Capacitance	$V_{OUT} = 0 V$	8	pF
C _{IN2}	Control Pin Capacitance	$V_{IN} = 0 \ V$	9	pF

This parameter is periodically sampled and is not tested for every device.

RECOMMENDED DC OPERATING CONDITIONS

SYMBOL	PARAMETER	MIN	MAX	UNIT
V _{DD}	V _{DD} Supply Voltage	2.3	3.6	
VIH	Input High-Level Voltage	$0.7\times V_{DD}$	V _{DD} + 0.3	
V _{IL}	Input Low-Level Voltage	-0.3	$0.2\times V_{DD}$	V
V _{ID}	High-Level Voltage for A9, \overline{OE} and \overline{RESET}	11.4	12.6	
V _{ACC}	High-Level Voltage for WP/ACC	8.5	9.5	
Та	Operating Temperature	-40	85	°C

DC CHARACTERISTICS

SYMBOL	PARAMETER	CONDITION	MIN	TYP.	MAX	UNIT
ILI	Input Leakage Current	$0~V \leq V_{IN} \leq V_{DD}$			±1	
I _{LO}	Output Leakage Current	$0 V \le V_{OUT} \le V_{DD}$	—	_	±1	μΑ
Maria	Output High Voltage	I _{OH} = -0.1 mA	V _{DD} - 0.4	_	—	
V _{OH}	Oulput High voltage	I _{OH} = -2.5 mA	$0.85 \times V_{DD}$	_	—	V
V _{OL}	Output Low Voltage	I _{OL} = 4.0 mA	—	_	0.4	
I _{DDO1}	V _{DD} Average Random Read Current	$V_{IN} = V_{IH}/V_{IL}$, $I_{OUT} = 0$ mA $t_{CYCLE} = t_{RC} = 100$ ns (MIN)	_	35	55	
I _{DDO2}	V _{DD} Average Program Current	$V_{IN} = V_{IH}/V_{IL}, I_{OUT} = 0 \text{ mA}$	_	8	15	
I _{DDO3}	V _{DD} Average Erase Current	$V_{IN} = V_{IH}/V_{IL}, I_{OUT} = 0 \text{ mA}$	_	8	15	
I _{DDO4}	V _{DD} Average Read-While-Program Current	$V_{IN} = V_{IH}/V_{IL}$, $I_{OUT} = 0$ mA $t_{CYCLE} = t_{RC} = 100$ ns (MIN)	_	43	70	
I _{DDO5}	V _{DD} Average Read-while-Erase Current	$V_{IN} = V_{IH}/V_{IL}$, $I_{OUT} = 0$ mA $t_{CYCLE} = t_{RC} = 100$ ns (MIN)	_	43	70	mA
I _{DDO6}	V _{DD} Average Program-while- Erase-Suspend Current	$V_{IN} = V_{IH}/V_{IL}, I_{OUT} = 0 \text{ mA}$	_	8	15	
I _{DDO7}	V _{DD} Average Page Read Current	$V_{IN} = V_{IH}/V_{IL}, I_{OUT} = 0 \text{ mA}$	_	1	5	
IDD08	V _{DD} Average Address Increment Read Current ⁽²⁾	$\label{eq:VIN} \begin{split} V_{IN} &= V_{IH}/V_{IL}, \ I_{OUT} = 0 \ mA \\ t_{RC} &= 100 \ ns \ (MIN) \\ t_{PRC} &= 25 \ ns \ (MIN) \end{split}$	_	5	11	
I _{DDS1}	V _{DD} Standby Current	$\overline{CE} = \overline{RESET} = V_{DD}$ or $\overline{RESET} = V_{SS}$	_	2	10	
I _{DDS2}	V _{DD} Standby Current (Automatic Sleep Mode ⁽¹⁾)	$V_{IH} = V_{DD}$ $V_{IL} = V_{SS}$	_	2	10	μA
l _{ID}	High-Voltage Input Current for A9, OE and RESET	$11.4~V \leq V_{ID} \leq 12.6~V$	_		35	
I _{ACC}	High-Voltage Input Current for WP/ACC	$8.5 \text{ V} \leq \text{V}_{ACC} \leq 9.5 \text{ V}$	_	_	20	mA
V _{LKO}	Low-V _{DD} Lock-out Voltage	—	1.5		2.0	V

(1) The device enters Automatic Sleep Mode in which the address remains fixed for during 150 ns.

(2) $(I_{DDO1} + I_{DDO7} \times 7)/8$ words

AC TEST CONDITIONS

PARAMETER	CONDITION
Input Pulse Level	V _{DD} , 0.0 V
Input Pulse Rise and Fall Time (10%~90%)	5 ns
Timing Measurement Reference Level (input)	VDD/2, VDD/2
Timing Measurement Reference Level (output)	VDD/2, VDD/2
Output Load	C_L (100 pF) + 1 TTL Gate/ C_L (30 pF) + 1 TTL Gate

AC CHARACTERISTICS AND OPERATING CONDITIONS

READ CYCLE

	Product name			T	C58FVN	15T2A/E	32A/T3A	A/B3A		
	VDD voltage (V)	VDD = 2.7-3.6 V				VDD = 2.3-3.6 V				
	Output load capacitance (CL)	30	pF	100) pF	30	pF	100	рF	UNIT
SYMBOL	PARAMETER	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
t _{RC}	Read Cycle Time	65		70		70		75	_	ns
t _{PRC}	Page Read Cycle Time	25	_	30	_	30		35	_	ns
t _{ACC}	Address Access Time		65		70		70	_	75	ns
t _{CE}	CE Access Time	_	65		70		70	_	75	ns
t _{OE}	OE Access Time	_	25		30		30	_	35	ns
t _{PACC}	Page Access Time	_	25		30	_	30	_	35	ns
t _{CEE}	CE to Output Low-Z	0	_	0	_	0		0	_	ns
t _{OEE}	OE to Output Low-Z	0		0		0		0		ns
t _{OH}	Output Data Hold Time	0		0		0		0		ns
t _{DF1}	CE to Output High-Z		25	_	25	_	25		25	ns
t _{DF2}	OE to Output High-Z		25		25		25		25	ns

BLOCK PROTECT

SYMBOL	PARAMETER	MIN	MAX	UNIT
t _{VPT}	V _{ID} Transition Time	4		μS
t _{VPS}	V _{ID} Set-up Time	4		μS
t _{CESP}	CE Set-up Time	4		μS
t _{VPH}	OE Hold Time	4		μS
t _{PPLH}	WE Low-Level Hold Time	100	_	μS

PROGRAM AND ERASE CHARACTERISTICS

SYMBOL	PARAMETER	MIN	TYP.	MAX	UNIT
t _{PPW}	Auto-Program Time (Byte Mode)		8	300	μS
	Auto-Program Time (Word Mode)		11	300	μS
t _{PPAW}	Auto-Page program time		45	2400	μS
t _{PCEW}	Auto Chip Erase Time		50	710	s
t _{PBEW}	Auto Block Erase Time		0.7	10	s
t _{EW}	Erase/Program Cycle	10 ⁵			Cycles

* Auto Chip Erase Time and Auto Block Erase Time include internal pre program time.

COMMAND WRITE/PROGRAM/ERASE CYCLE

SYMBOL	PARAMETER			
			MAX	
t _{CMD}	Command Write Cycle Time	60	—	ns
tAS	Address Set-up Time/ BYTE Set-up Time	0		ns
t _{AH}	Address Hold Time/ BYTE Hold Time	30		ns
t _{DS}	Data Set-up Time	30		ns
t _{DH}	Data Hold Time	0		ns
tWELH	WE Low-Level Hold Time (WE Control)	30		ns
tWEHH	WE High-Level Hold Time (WE Control)	20		ns
t _{CES}	CE Set-up Time to WE Active (WE Control)	0	_	ns
t _{CEH}	CE Hold Time from WE High Level (WE Control)	0	_	ns
t _{CELH}	CE Low-Level Hold Time (CE Control)	30		ns
t _{CEHH}	CE High-Level Hold Time (CE Control)	20	_	ns
t _{WES}	$\overline{WE} \hspace{0.1 cm} \text{Set-up time to} \hspace{0.1 cm} \overline{CE} \hspace{0.1 cm} \text{Active} \hspace{1.5 cm} (\hspace{0.1 cm} \overline{CE} \hspace{0.1 cm} \text{Control})$	0	_	ns
t _{WEH}	$\overline{WE} Hold \; Time \; from \; \; \overline{CE} \; \; High \; Level \qquad (\; \overline{CE} \; \; Control)$	0	_	ns
tOES	OE Set-up Time	0	_	ns
toehp	OE Hold Time (Toggle, Data Polling)	10	_	ns
t _{OEHT}	OE High-Level Hold Time (Toggle)	20	_	ns
t _{AHT}	Address Hold Time (Toggle)	0	_	ns
t _{AST}	Address Set-up Time (Toggle)	0	_	ns
t _{BEH}	Erase Hold Time	50	_	μS
t _{VDS}	V _{DD} Set-up Time	500	_	μS
4	Program/Erase Valid to RY/BY Delay	—	90	ns
tBUSY	Program/Erase Valid to RY/BY Delay during Suspend Mode	—	300	ns
t _{RP}	RESET Low-Level Hold Time	500	_	ns
t _{READY}	RESET Low-Level to Read Mode	—	20	μS
t _{RB}	RY/BY Recovery Time	0	_	ns
t _{RH}	RESET Recovery Time	50	_	ns
t _{CEBTS}	CE Set-up time BYTE Transition	5	_	ns
t _{BTD}	BYTE to Output High-Z	_	30	ns
t _{SUSP}	Program Suspend Command to Suspend Mode	_	1.6	μS
tSUSPA	Page Program Suspend Command to Suspend Mode		2.0	μS
t _{RESP}	Program Resume Command to Program Mode	_	1	μS
tSUSE	Erase Suspend Command to Suspend Mode	—	15	μS
t _{RESE}	Erase Resume Command to Erase Mode	_	1	μS




TIMING DIAGRAMS







Read/ID Read Operation




ID Read Operation (apply VID to A9)






Read after command input (Only Hidden Rom/CFI Read)




Command Write Operation

This is the timing of the Command Write Operation. The timing which is described in the following pages is essentially the same as the timing shown on this page.


 $\bullet \quad \overline{\mathrm{WE}} \quad \mathrm{Control}$




• \overline{CE} Control



ID Read Operation (input command sequence)




(Continued)




Note: Word Mode address shown. BK: Bank address

Auto-Program Operation (WE Control)




Note: Word Mode address shown. PA: Program address PD: Program data






Note: Word Mode address shown. PA: Program address PD: Program Data Auto Chip Erase/Auto Block Erase Operation (WE Control)




Note: Word Mode address shown. BA: Block address for Auto Block Erase operation

Auto-Program Operation (CE Control)






Auto Page Program Operation (DE Control)




Note: Word Mode address shown. PA: Program address PD: Program data

Auto Chip Erase/Auto Block Erase Operation (CE Control)




Note: Word Mode address shown. BA: Block address for Auto Block Erase operation

Program/Erase Suspend Operation




RA: Read address


Program/Erase Resume Operation




RY/BY during Auto Program/Erase Operation




Hardware Reset Operation




Read after RESET




BYTE during Read Operation




BYTE during Write Operation



Hardware Sequence Flag (DATA Polling)




Hardware Sequence Flag (Toggle bit)



*DQ2/DQ6 stops toggling when auto operation has been completed.


Block Protect 1 Operation



BA: Block address

*: 01h indicates that block is protected.

Block Protect 2 Operation




BA: Block address BA + 1: Address of next block *: 01h indicates that block is protected.




FLOWCHARTS

Auto-Program




Auto-Program Command Sequence (address/data)




Note: The above command sequence takes place in Word Mode.




Auto-Page Program








Fast Program







Auto Erase



Auto Chip Erase Command Sequence (address/data)

Auto Block/Auto Multi-Block Erase Command Sequence (address/data)







Note: The above command sequence takes place in Word Mode.



DQ7 DATA Polling



DQ6 Toggle Bit




VA: Byte address for programming

Any of the addresses within the block being erased during a Block Erase operation "Don't care" during a Chip Erase operation

Any address not within the current block during an Erase Suspend operation




Block Protect 1



BPA: Block Address and ID Read Address (A6, A1, A0) ID Read Address = (0, 1, 0)



Block Protect 2



BPA: Block Address and ID Read Address (A6, A1, A0) ID Read Address = (0, 1, 0)

BLOCK ADDRESS TABLES

(1) TC58FVM5T2A (top boot block)

					BLO	CK AD	DRES	SS				
BANK	BLOCK		BANK								ADDRES	S RANGE
#	#	A20			A17	A16	A15	A14	A13	A12	BYTE MODE	WORD MODE
	BA0	L	L	L	L	L	L	*	*	*	000000h~00FFFFh	000000h~007FFFh
	BA1	L	L	L	L	L	Н	*	*	*	010000h~01FFFFh	008000h~00FFFFh
	BA2	L	L	L	L	н	L	*	*	*	020000h~02FFFFh	010000h~017FFFh
	BA3	L	L	L	L	н	Н	*	*	*	030000h~03FFFFh	018000h~01FFFFh
BK0	BA4	L	L	L	н	L	L	*	*	*	040000h~04FFFFh	020000h~027FFFh
	BA5	L	L	L	н	L	Н	*	*	*	050000h~05FFFFh	028000h~02FFFFh
	BA6	L	L	L	н	н	L	*	*	*	060000h~06FFFFh	030000h~037FFFh
	BA7	L	L	L	Н	Н	Н	*	*	*	070000h~07FFFh	038000h~03FFFFh
	BA8	L	L	Н	L	L	L	*	*	*	080000h~08FFFFh	040000h~047FFFh
	BA9	L	L	Н	L	L	Н	*	*	*	090000h~09FFFFh	048000h~04FFFFh
	BA10	L	L	Н	L	Н	L	*	*	*	0A0000h~0AFFFFh	050000h~057FFFh
	BA11	L	L	Н	L	н	Н	*	*	*	0B0000h~0BFFFFh	058000h~05FFFFh
	BA12	L	L	Н	н	L	L	*	*	*	0C0000h~0CFFFFh	060000h~067FFFh
	BA13	L	L	Н	Н	L	Н	*	*	*	0D0000h~0DFFFFh	068000h~06FFFFh
	BA14	L	L	Н	Н	н	L	*	*	*	0E0000h~0EFFFh	070000h~077FFFh
	BA15	L	L	Н	Н	н	Н	*	*	*	0F0000h~0FFFFh	078000h~07FFFFh
	BA16	L	Н	L	L	L	L	*	*	*	100000h~10FFFFh	080000h~087FFFh
	BA17	L	Н	L	L	L	Н	*	*	*	110000h~11FFFFh	088000h~08FFFFh
	BA18	L	Н	L	L	Н	L	*	*	*	120000h~12FFFFh	090000h~097FFFh
BK1	BA19	L	Н	L	L	Н	Н	*	*	*	130000h~13FFFFh	098000h~09FFFFh
BRI	BA20	L	Н	L	Н	L	L	*	*	*	140000h~14FFFFh	0A0000h~0A7FFFh
	BA21	L	Н	L	Н	L	Н	*	*	*	150000h~15FFFFh	0A8000h~0AFFFFh
	BA22	L	Н	L	Н	Н	L	*	*	*	160000h~16FFFFh	0B0000h~0B7FFFh
	BA23	L	Н	L	Н	Н	Н	*	*	*	170000h~17FFFFh	0B8000h~0BFFFFh
	BA24	L	Н	Н	L	L	L	*	*	*	180000h~18FFFFh	0C0000h~0C7FFFh
	BA25	L	н	Н	L	L	Н	*	*	*	190000h~19FFFFh	0C8000h~0CFFFFh
	BA26	L	н	Н	L	н	L	*	*	*	1A0000h~1AFFFFh	0D0000h~0D7FFFh
	BA27	L	н	Н	L	н	Н	*	*	*	1B0000h~1BFFFFh	0D8000h~0DFFFFh
	BA28	L	н	Н	Н	L	L	*	*	*	1C0000h~1CFFFFh	0E0000h~0E7FFh
	BA29	L	н	Н	н	L	Н	*	*	*	1D0000h~1DFFFFh	0E8000h~0EFFFFh
	BA30	L	н	Н	н	н	L	*	*	*	1E0000h~1EFFFFh	0F0000h~0F7FFFh
	BA31	L	Н	Н	Н	Н	Н	*	*	*	1F0000h~1FFFFFh	0F8000h~0FFFFh

					BLO	CK AD	DRES	SS				
BANK	BLOCK		BANK								ADDRES	S RANGE
#	#	AL A20	DDRES	55 A18	A17	A16	A15	A14	A13	A12	BYTE MODE	WORD MODE
	BA32	Н	L	L	L	L	L	*	*	*	200000h~20FFFFh	100000h~107FFFh
	BA33	н	L	L	L	L	Н	*	*	*	210000h~21FFFFh	108000h~10FFFFh
	BA34	н	L	L		-	L	*	*	*	220000h~22FFFFh	110000h~117FFFh
	BA35	н	L	L	L	н	Н	*	*	*	230000h~23FFFFh	118000h~11FFFFh
	BA36	н	L	L	- H	L	L	*	*	*	240000h~24FFFFh	120000h~127FFFh
	BA37	Н	L	L	н	L	н	*	*	*	250000h~25FFFFh	128000h~12FFFFh
	BA38	Н	L	L	н	н	L	*	*	*	260000h~26FFFFh	130000h~137FFFh
	BA39	Н	L	L	н	н	Н	*	*	*	270000h~27FFFFh	138000h~13FFFFh
	BA40	н	L	Н	L	L	L	*	*	*	280000h~28FFFFh	140000h~147FFFh
	BA41	н	L	Н	L	L	Н	*	*	*	290000h~29FFFFh	148000h~14FFFFh
	BA42	н	L	Н	L	н	L	*	*	*	2A0000h~2AFFFFh	150000h~157FFFh
	BA43	н	L	Н	L	Н	н	*	*	*	2B0000h~2BFFFFh	158000h~15FFFFh
BK2	BA44	Н	L	Н	Н	L	L	*	*	*	2C0000h~2CFFFFh	160000h~167FFFh
	BA45	н	L	Н	Н	L	н	*	*	*	2D0000h~2DFFFFh	168000h~16FFFFh
	BA46	н	L	Н	н	н	L	*	*	*	2E0000h~2EFFFFh	170000h~177FFFh
	BA47	н	L	Н	Н	н	Н	*	*	*	2F0000h~2FFFFh	178000h~17FFFFh
	BA48	Н	Н	L	L	L	L	*	*	*	300000h~30FFFFh	180000h~187FFFh
	BA49	Н	Н	L	L	L	н	*	*	*	310000h~31FFFFh	188000h~18FFFFh
	BA50	н	Н	L	L	Н	L	*	*	*	320000h~32FFFFh	190000h~197FFFh
	BA51	н	н	L	L	н	н	*	*	*	330000h~33FFFFh	198000h~19FFFh
	BA52	н	Н	L	Н	L	L	*	*	*	340000h~34FFFFh	1A0000h~1A7FFFh
	BA53	Н	Н	L	Н	L	Н	*	*	*	350000h~35FFFFh	1A8000h~1AFFFFh
	BA54	Н	Н	L	Н	Н	L	*	*	*	360000h~36FFFFh	1B0000h~1B7FFFh
	BA55	Н	Н	L	Н	Н	Н	*	*	*	370000h~37FFFFh	1B8000h~1BFFFFh
	BA56	Н	Н	Н	L	L	L	*	*	*	380000h~38FFFFh	1C0000h~1C7FFFh
	BA57	Н	Н	Н	L	L	Н	*	*	*	390000h~39FFFFh	1C8000h~1CFFFFh
	BA58	н	н	Н	L	н	L	*	*	*	3A0000h~3AFFFFh	1D0000h~1D7FFFh
ВК3	BA59	н	Н	Н	L	Н	н	*	*	*	3B0000h~3BFFFFh	1D8000h~1DFFFFh
	BA60	н	н	Н	н	L	L	*	*	*	3C0000h~3CFFFFh	1E0000h~1E7FFFh
	BA61	н	Н	Н	Н	L	Н	*	*	*	3D0000h~3DFFFFh	1E8000h~1EFFFFh
	BA62	Н	Н	Н	Н	н	L	*	*	*	3E0000h~3EFFFFh	1F0000h~1F7FFFh

					BLO	CK AD	DRES	SS				
BANK #	BLOCK #		BANK ADDRESS A20 A19 A18								ADDRES	S RANGE
		A20	A19	A18	A17	A16	A15	A14	A13	A12	BYTE MODE	WORD MODE
	BA63	н	н	н	н	н	н	L	L	L	3F0000h~3F1FFFh	1F8000h~1F8FFFh
	BA64	Н	Н	Н	н	Н	н	L	L	н	3F2000h~3F3FFFh	1F9000h~1F9FFFh
	BA65	Н	Н	Н	Н	Н	Н	L	н	L	3F4000h~3F5FFFh	1FA000h~1FAFFFh
ВКЗ	BA66	Н	Н	Н	Н	Н	Н	L	Н	Н	3F6000h~3F7FFFh	1FB000h~1FBFFFh
Bito	BA67	Н	Н	Н	Н	Н	Н	Н	L	L	3F8000h~3F9FFFh	1FC000h~1FCFFFh
	BA68	Н	Н	Н	Н	Н	Н	Н	L	Н	3FA000h~3FBFFFh	1FD000h~1FDFFFh
	BA69	Н	Н	Н	Н	Н	Н	Н	Н	L	3FC000h~3FDFFFh	1FE000h~1FEFFFh
	BA70	Н	Н	Н	Н	Н	Н	Н	Н	Н	3FE000h~3FFFFFh	1FF000h~1FFFFFh

(2) TC58FVM5B2A (bottom boot block)

					BLO	CK AD	DRES	SS				
BANK	BLOCK		BANK								ADDRES	S RANGE
#	#				A 4 7	440	A 4 F		440	440		
		A20	A19	A18	A17		A15		A13		BYTE MODE	WORD MODE
	BA0	L	L	L	L	L	L	L	L	L	000000h~001FFFh	000000h~000FFFh
	BA1	L	L	L	L	L	L	L	L	Н	002000h~003FFFh	001000h~001FFFh
	BA2	L	L	L	L	L	L	L	Н	L	004000h~005FFFh	002000h~002FFFh
	BA3	L	L	L	L	L	L	L	Н	Н	006000h~007FFFh	003000h~003FFFh
	BA4	L	L	L	L	L	L	Н	L	L	008000h~009FFFh	004000h~004FFFh
	BA5	L	L	L	L	L	L	Н	L	Н	00A000h~00BFFFh	005000h~005FFFh
	BA6	L	L	L	L	L	L	Н	Н	L	00C000h~00DFFFh	006000h~006FFFh
BK0	BA7	L	L	L	L	L	L	Н	Н	Н	00E000h~00FFFFh	007000h~007FFFh
	BA8	L	L	L	L	L	Н	*	*	*	010000h~01FFFFh	008000h~00FFFFh
	BA9	L	L	L	L	Н	L	*	*	*	020000h~02FFFFh	010000h~017FFFh
	BA10	L	L	L	L	Н	Н	*	*	*	030000h~03FFFFh	018000h~01FFFFh
	BA11	L	L	L	Н	L	L	*	*	*	040000h~04FFFFh	020000h~027FFFh
	BA12	L	L	L	Н	L	Н	*	*	*	050000h~05FFFFh	028000h~02FFFFh
	BA13	L	L	L	Н	Н	L	*	*	*	060000h~06FFFFh	030000h~037FFFh
	BA14	L	L	L	Н	Н	Н	*	*	*	070000h~07FFFh	038000h~03FFFFh
	BA15	L	L	Н	L	L	L	*	*	*	080000h~08FFFFh	040000h~047FFFh
	BA16	L	L	Н	L	L	Н	*	*	*	090000h~09FFFFh	048000h~04FFFFh
	BA17	L	L	Н	L	Н	L	*	*	*	0A0000h~0AFFFFh	050000h~057FFFh
	BA18	L	L	Н	L	Н	Н	*	*	*	0B0000h~0BFFFFh	058000h~05FFFFh
	BA19	L	L	Н	Н	L	L	*	*	*	0C0000h~0CFFFFh	060000h~067FFFh
	BA20	L	L	Н	Н	L	Н	*	*	*	0D0000h~0DFFFFh	068000h~06FFFFh
	BA21	L	L	Н	н	н	L	*	*	*	0E0000h~0EFFFFh	070000h~077FFFh
	BA22	L	L	Н	н	н	Н	*	*	*	0F0000h~0FFFFFh	078000h~07FFFFh
BK1	BA23	L	Н	L	L	L	L	*	*	*	100000h~10FFFFh	080000h~087FFFh
	BA24	L	н	L	L	L	н	*	*	*	110000h~11FFFFh	088000h~08FFFFh
	BA25	L	н	L	L	н	L	*	*	*	120000h~12FFFFh	090000h~097FFFh
	BA26	L	Н	L	L	н	н	*	*	*	130000h~13FFFFh	098000h~09FFFFh
	BA27	L	н	L	н	L	L	*	*	*	140000h~14FFFFh	0A0000h~0A7FFFh
	BA28	L	Н	L	Н	L	Н	*	*	*	150000h~15FFFFh	0A8000h~0AFFFFh
	BA29	L	Н	L	н	- H	L	*	*	*	160000h~16FFFFh	0B0000h~0B7FFFh
	BA30	L	н	L	н	н	н	*	*	*	170000h~17FFFFh	0B8000h~0BFFFFh
	DAGO	L		-								

					BLO	CK AD	DRES	SS				
BANK	BLOCK										ADDRES	S RANGE
#	#	A20	A19	A18	A17	A16	A15	A14	A13	A12	BYTE MODE	WORD MODE
	BA31	L	н	Н	L	L	L	*	*	*	180000h~18FFFFh	0C0000h~0C7FFFh
	BA32	L	н	н	L	L	Н	*	*	*	190000h~19FFFFh	0C8000h~0CFFFFh
	BA33	L	н	н	L	н	L	*	*	*	1A0000h~1AFFFFh	0D0000h~0D7FFFh
	BA34	L	Н	н	L	н	Н	*	*	*	1B0000h~1BFFFFh	0D8000h~0DFFFFh
BK1	BA35	L	Н	Н	Н	L	L	*	*	*	1C0000h~1CFFFFh	0E0000h~0E7FFh
	BA36	L	н	н	н	L	Н	*	*	*	1D0000h~1DFFFFh	0E8000h~0EFFFFh
	BA37	L	Н	Н	Н	н	L	*	*	*	1E0000h~1EFFFFh	0F0000h~0F7FFFh
	BA38	L	Н	Н	Н	Н	Н	*	*	*	1F0000h~1FFFFFh	0F8000h~0FFFFFh
	BA39	Н	L	L	L	L	L	*	*	*	200000h~20FFFFh	100000h~107FFFh
	BA40	н	L	L	L	L	Н	*	*	*	210000h~21FFFFh	108000h~10FFFFh
	BA41	Н	L	L	L	Н	L	*	*	*	220000h~22FFFFh	110000h~117FFFh
	BA42	Н	L	L	L	Н	Н	*	*	*	230000h~23FFFFh	118000h~11FFFFh
	BA43	Н	L	L	Н	L	L	*	*	*	240000h~24FFFFh	120000h~127FFFh
	BA44	Н	L	L	Н	L	Н	*	*	*	250000h~25FFFFh	128000h~12FFFFh
	BA45	Н	L	L	Н	Н	L	*	*	*	260000h~26FFFFh	130000h~137FFFh
	BA46	Н	L	L	Н	Н	Н	*	*	*	270000h~27FFFFh	138000h~13FFFFh
	BA47	Н	L	Н	L	L	L	*	*	*	280000h~28FFFFh	140000h~147FFFh
	BA48	Н	L	Н	L	L	Н	*	*	*	290000h~29FFFFh	148000h~14FFFFh
	BA49	Н	L	Н	L	Н	L	*	*	*	2A0000h~2AFFFFh	150000h~157FFFh
BK2	BA50	Н	L	Н	L	Н	Н	*	*	*	2B0000h~2BFFFFh	158000h~15FFFFh
DKZ	BA51	Н	L	Н	Н	L	L	*	*	*	2C0000h~2CFFFFh	160000h~167FFFh
	BA52	Н	L	Н	Н	L	Н	*	*	*	2D0000h~2DFFFFh	168000h~16FFFFh
	BA53	Н	L	Н	Н	Н	L	*	*	*	2E0000h~2EFFFFh	170000h~177FFFh
	BA54	Н	L	Н	H	Н	Н	*	*	*	2F0000h~2FFFFFh	178000h~17FFFFh
	BA55	Н	Н	L	L	L	L	*	*	*	300000h~30FFFFh	180000h~187FFFh
	BA56	Н	Н	L	L	L	Н	*	*	*	310000h~31FFFFh	188000h~18FFFFh
	BA57	Н	Н	L	L	Н	L	*	*	*	320000h~32FFFFh	190000h~197FFFh
	BA58	Н	Н	L	L	Н	Н	*	*	*	330000h~33FFFFh	198000h~19FFFFh
	BA59	Н	Н	L	Н	L	L	*	*	*	340000h~34FFFFh	1A0000h~1A7FFFh
	BA60	Н	Н	L	Н	L	Н	*	*	*	350000h~35FFFFh	1A8000h~1AFFFFh
	BA61	Н	Н	L	Н	н	L	*	*	*	360000h~36FFFFh	1B0000h~1B7FFFh
	BA62	Н	Н	L	Н	Н	Н	*	*	*	370000h~37FFFFh	1B8000h~1BFFFFh

					BLO	CK AE	DRES	SS				
BANK #	BLOCK #		BANK ADDRESS A20 A19 A18								ADDRES	S RANGE
		A20	A19	A18	A17	A16	A15	A14	A13	A12	BYTE MODE	WORD MODE
	BA63	Н	Н	Н	L	L	L	*	*	*	380000h~38FFFFh	1C0000h~1C7FFFh
	BA64	Н	Н	Н	L	L	Н	*	*	*	390000h~39FFFFh	1C8000h~1CFFFFh
	BA65	н	Н	Н	L	Н	L	*	*	*	3A0000h~3AFFFFh	1D0000h~1D7FFFh
ВКЗ	BA66	Н	Н	Н	L	Н	Н	*	*	*	3B0000h~3BFFFFh	1D8000h~1DFFFFh
BRJ	BA67	Н	Н	Н	Н	L	L	*	*	*	3C0000h~3CFFFFh	1E0000h~1E7FFFh
	BA68	н	Н	Н	Н	L	Н	*	*	*	3D0000h~3DFFFFh	1E8000h~1EFFFFh
	BA69	Н	Н	Н	Н	Н	L	*	*	*	3E0000h~3EFFFFh	1F0000h~1F7FFFh
	BA70	н	Н	Н	Н	Н	Н	*	*	*	3F0000h~3FFFFFh	1F8000h~1FFFFFh

(3) TC58FVM5T3A (top boot block)

					BLO	CK AD	DRES	SS				
BANK #	BLOCK #		BANK DDRE								ADDRES	S RANGE
		A20	A19	A18	A17	A16	A15	A14	A13	A12	BYTE MODE	WORD MODE
	BA0	L	L	L	L	L	L	*	*	*	000000h~00FFFFh	000000h~007FFFh
	BA1	L	L	L	L	L	Н	*	*	*	010000h~01FFFFh	008000h~00FFFFh
	BA2	L	L	L	L	Н	L	*	*	*	020000h~02FFFFh	010000h~017FFFh
	BA3	L	L	L	L	Н	Н	*	*	*	030000h~03FFFFh	018000h~01FFFFh
	BA4	L	L	L	Н	L	L	*	*	*	040000h~04FFFFh	020000h~027FFFh
	BA5	L	L	L	Н	L	Н	*	*	*	050000h~05FFFFh	028000h~02FFFFh
	BA6	L	L	L	Н	Н	L	*	*	*	060000h~06FFFFh	030000h~037FFFh
	BA7	L	L	L	Н	Н	Н	*	*	*	070000h~07FFFFh	038000h~03FFFFh
	BA8	L	L	Н	L	L	L	*	*	*	080000h~08FFFFh	040000h~047FFFh
	BA9	L	L	Н	L	L	Н	*	*	*	090000h~09FFFFh	048000h~04FFFFh
	BA10	L	L	Н	L	Н	L	*	*	*	0A0000h~0AFFFFh	050000h~057FFFh
BK0	BA11	L	L	Н	L	н	Н	*	*	*	0B0000h~0BFFFFh	058000h~05FFFFh
BRU	BA12	L	L	Н	Н	L	L	*	*	*	0C0000h~0CFFFFh	060000h~067FFFh
	BA13	L	L	Н	Н	L	Н	*	*	*	0D0000h~0DFFFFh	068000h~06FFFFh
	BA14	L	L	Н	Н	Н	L	*	*	*	0E0000h~0EFFFFh	070000h~077FFFh
	BA15	L	L	Н	Н	Н	Н	*	*	*	0F0000h~0FFFFh	078000h~07FFFFh
	BA16	L	Н	L	L	L	L	*	*	*	100000h~10FFFFh	080000h~087FFFh
	BA17	L	Н	L	L	L	Н	*	*	*	110000h~11FFFFh	088000h~08FFFFh
	BA18	L	Н	L	L	Н	L	*	*	*	120000h~12FFFFh	090000h~097FFFh
	BA19	L	Н	L	L	Н	Н	*	*	*	130000h~13FFFFh	098000h~09FFFFh
	BA20	L	н	L	н	L	L	*	*	*	140000h~14FFFFh	0A0000h~0A7FFFh
	BA21	L	Н	L	Н	L	Н	*	*	*	150000h~15FFFFh	0A8000h~0AFFFFh
	BA22	L	Н	L	Н	Н	L	*	*	*	160000h~16FFFh	0B0000h~0B7FFFh
	BA23	L	Н	L	Н	Н	Н	*	*	*	170000h~17FFFFh	0B8000h~0BFFFFh
	BA24	L	Н	Н	L	L	L	*	*	*	180000h~18FFFFh	0C0000h~0C7FFFh
	BA25	L	Н	Н	L	L	Н	*	*	*	190000h~19FFFFh	0C8000h~0CFFFFh
	BA26	L	Н	Н	L	Н	L	*	*	*	1A0000h~1AFFFFh	0D0000h~0D7FFFh
BK1	BA27	L	Н	Н	L	Н	Н	*	*	*	1B0000h~1BFFFFh	0D8000h~0DFFFFh
DAI	BA28	L	Н	Н	Н	L	L	*	*	*	1C0000h~1CFFFFh	0E0000h~0E7FFh
	BA29	L	Н	Н	н	L	н	*	*	*	1D0000h~1DFFFFh	0E8000h~0EFFFFh
	BA30	L	Н	Н	н	н	L	*	*	*	1E0000h~1EFFFFh	0F0000h~0F7FFFh
	BA31	L	Н	Н	Н	Н	Н	*	*	*	1F0000h~1FFFFFh	0F8000h~0FFFFFh

					BLO	CK AD	DRES	s				
BANK	BLOCK		BANK								ADDRES	S RANGE
#	#	AL A20	DDRES	A18	A17	A16	A15	A14	A13	A12	BYTE MODE	WORD MODE
	BA32	н	L	L	L	L	L	*	*	*	200000h~20FFFFh	100000h~107FFFh
	BA33	н	L	L	L	L	- H	*	*	*	210000h~21FFFFh	108000h~10FFFFh
	BA34	н	L	L	L	-	L	*	*	*	220000h~22FFFFh	110000h~117FFFh
	BA35	н	L	L	L	н	Н	*	*	*	230000h~23FFFFh	118000h~11FFFFh
	BA36	н	L	L	Н	L	L	*	*	*	240000h~24FFFFh	120000h~127FFFh
	BA37	н	L	L	н	L	н	*	*	*	250000h~25FFFFh	128000h~12FFFFh
	BA38	н	L	L	н	н	L	*	*	*	260000h~26FFFFh	130000h~137FFFh
	BA39	н	L	L	н	н	Н	*	*	*	270000h~27FFFFh	138000h~13FFFFh
BK1	BA40	н	L	Н	L	L	L	*	*	*	280000h~28FFFFh	140000h~147FFFh
	BA41	н	L	н	L	L	н	*	*	*	290000h~29FFFFh	148000h~14FFFFh
	BA42	н	L	н	L	н	L	*	*	*	2A0000h~2AFFFFh	150000h~157FFFh
	BA43	н	L	н	L	н	н	*	*	*	2B0000h~2BFFFFh	158000h~15FFFFh
	BA44	н	L	н	н	L	L	*	*	*	2C0000h~2CFFFFh	160000h~167FFFh
	BA45	н	L	н	н	L	н	*	*	*	2D0000h~2DFFFFh	168000h~16FFFFh
	BA46	н	L	н	н	н	L	*	*	*	2E0000h~2EFFFFh	170000h~177FFFh
	BA47	н	L	н	н	н	н	*	*	*	2E0000h~2FFFFFh	178000h~17FFFFh
	BA48	н	н	L	L	L	L	*	*	*	300000h~30FFFFh	180000h~187FFFh
	BA49	н	н	L	L	L	н	*	*	*	310000h~31FFFFh	188000h~18FFFFh
	BA50	н	н	L	L	н	L	*	*	*	320000h~32FFFFh	190000h~197FFFh
	BA51	н	н	L	L	н	н	*	*	*	330000h~33FFFFh	198000h~19FFFFh
BK2	BA51 BA52	н	н	L	н	L	L	*	*	*	340000h~34FFFFh	1A0000h~1A7FFFh
	BA52 BA53	н	н	L	н	L	н	*	*	*	350000h~35FFFFh	1A8000h~1AFFFFh
	BA54	н	н	L	н	н	L	*	*	*	360000h~36FFFFh	1B0000h~1B7FFFh
	BA54 BA55	н	н	L	н	н	н	*	*	*	370000h~37FFFFh	1B8000h~1BFFFFh
	BA55 BA56	н	н	н	L	L	L	*	*	*	380000h~38FFFFh	1C0000h~1C7FFFh
	BA30 BA57	н	н	н	L	L	н	*	*	*	390000h~39FFFFh	1C8000h~1CFFFh
	BA57 BA58	н	н	н	L	н	L	*	*	*	3A0000h~3AFFFFh	1D0000h~1D7FFFh
BK3	BA50 BA59	н	н	н	L	н	н	*	*	*	3B0000h~3BFFFFh	1D8000h~1DFFFFh
ыла	BA59 BA60	н	н					*	*	*	3C0000h~3CFFFFh	1E0000h~1E7FFh
				Н	Н	L	L	*	*	*		
	BA61	Н	H	Н	Н	L	н	*	*	*	3D0000h~3DFFFFh	1E8000h~1EFFFFh
	BA62	Н	Н	Н	Н	Н	L	*	*	*	3E0000h~3EFFFFh	1F0000h~1F7FFFh

					BLO	CK AD	DRES	SS				
BANK #	BLOCK #		BANK ADDRESS A20 A19 A18								ADDRES	S RANGE
		A20	A19	A18	A17	A16	A15	A14	A13	A12	BYTE MODE	WORD MODE
	BA63	н	н	н	н	н	н	L	L	L	3F0000h~3F1FFFh	1F8000h~1F8FFFh
	BA64	Н	Н	Н	н	Н	н	L	L	н	3F2000h~3F3FFFh	1F9000h~1F9FFFh
	BA65	Н	Н	Н	Н	Н	Н	L	н	L	3F4000h~3F5FFFh	1FA000h~1FAFFFh
ВКЗ	BA66	Н	Н	Н	Н	Н	Н	L	Н	Н	3F6000h~3F7FFFh	1FB000h~1FBFFFh
Bito	BA67	Н	Н	Н	Н	Н	Н	Н	L	L	3F8000h~3F9FFFh	1FC000h~1FCFFFh
	BA68	Н	Н	Н	Н	Н	Н	Н	L	Н	3FA000h~3FBFFFh	1FD000h~1FDFFFh
	BA69	Н	Н	Н	Н	Н	Н	Н	Н	L	3FC000h~3FDFFFh	1FE000h~1FEFFFh
	BA70	Н	Н	Н	Н	Н	Н	Н	Н	Н	3FE000h~3FFFFFh	1FF000h~1FFFFFh

(4) TC58FVM5B3A (bottom boot block)

					BLO	CK AD	DRES	SS				
BANK #	BLOCK #		BANK DDRE								ADDRES	S RANGE
		A20	A19	A18	A17	A16	A15	A14	A13	A12	BYTE MODE	WORD MODE
	BA0	L	L	L	L	L	L	L	L	L	000000h~001FFFh	000000h~000FFFh
	BA1	L	L	L	L	L	L	L	L	Н	002000h~003FFFh	001000h~001FFFh
	BA2	L	L	L	L	L	L	L	Н	L	004000h~005FFFh	002000h~002FFFh
	BA3	L	L	L	L	L	L	L	Н	Н	006000h~007FFFh	003000h~003FFFh
	BA4	L	L	L	L	L	L	Н	L	L	008000h~009FFFh	004000h~004FFFh
	BA5	L	L	L	L	L	L	Н	L	Н	00A000h~00BFFFh	005000h~005FFFh
	BA6	L	L	L	L	L	L	Н	Н	L	00C000h~00DFFFh	006000h~006FFFh
BK0	BA7	L	L	L	L	L	L	Н	Н	Н	00E000h~00FFFFh	007000h~007FFFh
	BA8	L	L	L	L	L	Н	*	*	*	010000h~01FFFFh	008000h~00FFFFh
	BA9	L	L	L	L	Н	L	*	*	*	020000h~02FFFFh	010000h~017FFFh
	BA10	L	L	L	L	Н	Н	*	*	*	030000h~03FFFFh	018000h~01FFFFh
	BA11	L	L	L	Н	L	L	*	*	*	040000h~04FFFFh	020000h~027FFFh
	BA12	L	L	L	Н	L	Н	*	*	*	050000h~05FFFFh	028000h~02FFFFh
	BA13	L	L	L	Н	Н	L	*	*	*	060000h~06FFFFh	030000h~037FFFh
	BA14	L	L	L	Н	Н	Н	*	*	*	070000h~07FFFh	038000h~03FFFFh
	BA15	L	L	Н	L	L	L	*	*	*	080000h~08FFFFh	040000h~047FFFh
	BA16	L	L	Н	L	L	Н	*	*	*	090000h~09FFFFh	048000h~04FFFFh
	BA17	L	L	Н	L	Н	L	*	*	*	0A0000h~0AFFFh	050000h~057FFFh
BK1	BA18	L	L	Н	L	Н	Н	*	*	*	0B0000h~0BFFFFh	058000h~05FFFFh
BKI	BA19	L	L	Н	Н	L	L	*	*	*	0C0000h~0CFFFFh	060000h~067FFFh
	BA20	L	L	Н	Н	L	Н	*	*	*	0D0000h~0DFFFFh	068000h~06FFFFh
	BA21	L	L	Н	Н	Н	L	*	*	*	0E0000h~0EFFFh	070000h~077FFFh
	BA22	L	L	Н	Н	Н	Н	*	*	*	0F0000h~0FFFFFh	078000h~07FFFFh
	BA23	L	Н	L	L	L	L	*	*	*	100000h~10FFFFh	080000h~087FFFh
	BA24	L	Н	L	L	L	Н	*	*	*	110000h~11FFFFh	088000h~08FFFFh
	BA25	L	Н	L	L	Н	L	*	*	*	120000h~12FFFFh	090000h~097FFFh
DKO	BA26	L	Н	L	L	Н	Н	*	*	*	130000h~13FFFFh	098000h~09FFFFh
BK2	BA27	L	Н	L	Н	L	L	*	*	*	140000h~14FFFFh	0A0000h~0A7FFFh
	BA28	L	Н	L	Н	L	Н	*	*	*	150000h~15FFFFh	0A8000h~0AFFFFh
	BA29	L	Н	L	Н	Н	L	*	*	*	160000h~16FFFFh	0B0000h~0B7FFFh
	BA30	L	Н	L	Н	Н	Н	*	*	*	170000h~17FFFFh	0B8000h~0BFFFFh

					BLO	CK AD	DRES	SS				
BANK #	BLOCK #		BANK DDRE	-							ADDRES	S RANGE
		A20	A19	A18	A17	A16	A15	A14	A13	A12	BYTE MODE	WORD MODE
	BA31	L	Н	Н	L	L	L	*	*	*	180000h~18FFFFh	0C0000h~0C7FFFh
	BA32	L	Н	Н	L	L	Н	*	*	*	190000h~19FFFFh	0C8000h~0CFFFFh
	BA33	L	Н	Н	L	н	L	*	*	*	1A0000h~1AFFFFh	0D0000h~0D7FFFh
	BA34	L	Н	Н	L	Н	Н	*	*	*	1B0000h~1BFFFFh	0D8000h~0DFFFFh
	BA35	L	Н	Н	Н	L	L	*	*	*	1C0000h~1CFFFFh	0E0000h~0E7FFh
	BA36	L	Н	Н	Н	L	Н	*	*	*	1D0000h~1DFFFFh	0E8000h~0EFFFh
	BA37	L	Н	Н	Н	Н	L	*	*	*	1E0000h~1EFFFFh	0F0000h~0F7FFFh
BK2	BA38	L	Н	Н	Н	Н	Н	*	*	*	1F0000h~1FFFFFh	0F8000h~0FFFFFh
DNZ	BA39	Н	L	L	L	L	L	*	*	*	200000h~20FFFFh	100000h~107FFFh
	BA40	Н	L	L	L	L	Н	*	*	*	210000h~21FFFFh	108000h~10FFFFh
	BA41	Н	L	L	L	Н	L	*	*	*	220000h~22FFFFh	110000h~117FFFh
	BA42	Н	L	L	L	Н	Н	*	*	*	230000h~23FFFFh	118000h~11FFFFh
	BA43	Н	L	L	Н	L	L	*	*	*	240000h~24FFFFh	120000h~127FFFh
	BA44	Н	L	L	H	L	Н	*	*	*	250000h~25FFFFh	128000h~12FFFFh
	BA45	Н	L	L	Н	Н	L	*	*	*	260000h~26FFFFh	130000h~137FFFh
	BA46	Н	L	L	H	Н	Н	*	*	*	270000h~27FFFFh	138000h~13FFFFh
	BA47	Н	L	Н	L	L	L	*	*	*	280000h~28FFFFh	140000h~147FFFh
	BA48	Н	L	Н	L	L	Н	*	*	*	290000h~29FFFFh	148000h~14FFFFh
	BA49	Н	L	Н	L	Н	L	*	*	*	2A0000h~2AFFFFh	150000h~157FFFh
	BA50	Н	L	Н	L	Н	Н	*	*	*	2B0000h~2BFFFFh	158000h~15FFFFh
	BA51	Н	L	Н	H	L	L	*	*	*	2C0000h~2CFFFFh	160000h~167FFFh
	BA52	Н	L	Н	Н	L	Н	*	*	*	2D0000h~2DFFFFh	168000h~16FFFFh
	BA53	Н	L	Н	Н	Н	L	*	*	*	2E0000h~2EFFFFh	170000h~177FFFh
ВК3	BA54	Н	L	Н	Н	Н	Н	*	*	*	2F0000h~2FFFFFh	178000h~17FFFFh
DIG	BA55	Н	Н	L	L	L	L	*	*	*	300000h~30FFFFh	180000h~187FFFh
	BA56	Н	Н	L	L	L	Н	*	*	*	310000h~31FFFFh	188000h~18FFFFh
	BA57	Н	Н	L	L	Н	L	*	*	*	320000h~32FFFFh	190000h~197FFFh
	BA58	Н	Н	L	L	н	Н	*	*	*	330000h~33FFFFh	198000h~19FFFFh
	BA59	Н	Н	L	Н	L	L	*	*	*	340000h~34FFFFh	1A0000h~1A7FFFh
	BA60	Н	Н	L	Н	L	Н	*	*	*	350000h~35FFFFh	1A8000h~1AFFFFh
	BA61	Н	Н	L	Н	Н	L	*	*	*	360000h~36FFFFh	1B0000h~1B7FFFh
	BA62	Н	Н	L	Н	Н	Н	*	*	*	370000h~37FFFFh	1B8000h~1BFFFFh

					BLO	CK AE	DRES	SS				
BANK #	BLOCK #		BANK ADDRESS A20 A19 A18								ADDRES	S RANGE
		A20	A19	A18	A17	A16	A15	A14	A13	A12	BYTE MODE	WORD MODE
	BA63	Н	Н	Н	L	L	L	*	*	*	380000h~38FFFFh	1C0000h~1C7FFFh
	BA64	Н	Н	Н	L	L	Н	*	*	*	390000h~39FFFFh	1C8000h~1CFFFFh
	BA65	н	Н	Н	L	Н	L	*	*	*	3A0000h~3AFFFFh	1D0000h~1D7FFFh
ВКЗ	BA66	Н	Н	Н	L	Н	Н	*	*	*	3B0000h~3BFFFFh	1D8000h~1DFFFFh
BRJ	BA67	Н	Н	Н	Н	L	L	*	*	*	3C0000h~3CFFFFh	1E0000h~1E7FFFh
	BA68	н	Н	Н	Н	L	Н	*	*	*	3D0000h~3DFFFFh	1E8000h~1EFFFFh
	BA69	Н	Н	Н	Н	Н	L	*	*	*	3E0000h~3EFFFFh	1F0000h~1F7FFFh
	BA70	н	Н	Н	Н	Н	Н	*	*	*	3F0000h~3FFFFFh	1F8000h~1FFFFFh

BLOCK SIZE TABLE

(1) TC58FVM5T2A (top boot block)

BLOCK #	BLOCK SIZE		BANK	BANK SIZE		BLOCK COUNT
	BYTE MODE	WORD MODE	#	BYTE MODE	WORD MODE	BLOCK COUNT
BA0~BA7	64 Kbytes	32 Kwords	BK0	512 Kbytes	256 Kwords	8
BA8~BA31	64 Kbytes	32 Kwords	BK1	1536 Kbytes	768 Kwords	24
BA32~BA55	64 Kbytes	32 Kwords	BK2	1536 Kbytes	768 Kwords	24
BA56~BA62	64 Kbytes	32 Kwords	BK3	448 Kbytes	224 Kwords	7
BA63~BA70	8 Kbytes	4 Kwords	BK3	64 Kbytes	32 Kwords	8

(2) TC58FVM5B2A (bottom boot block)

BLOCK #	BLOCK SIZE		BANK	BANK SIZE		BLOCK COUNT
	BYTE MODE	WORD MODE	#	BYTE MODE	WORD MODE	BLOCK COUNT
BA0~BA7	8 Kbytes	4 Kwords	BK0	64 Kbytes	32 Kbytes	8
BA8~BA14	64 Kbytes	32 Kwords	BK0	448 Kbytes	224 Kwords	7
BA15~BA38	64 Kbytes	32 Kwords	BK1	1536 Kbytes	768 Kwords	24
BA39~BA62	64 Kbytes	32 Kwords	BK2	1536 Kbytes	768 Kwords	24
BA63~BA70	64 Kbytes	32 Kwords	BK3	512 Kbytes	256 Kwords	8

(3) TC58FVM5T3A (top boot block)


BLOCK #	BLOCK SIZE		BANK	BANK SIZE		BLOCK COUNT
	BYTE MODE	WORD MODE	#	BYTE MODE	WORD MODE	BLOCK COUNT
BA0~BA23	64 Kbytes	32 Kwords	BK0	1536 Kbytes	768 Kwords	24
BA24~BA47	64 Kbytes	32 Kwords	BK1	1536 Kbytes	768 Kwords	24
BA48~BA55	64 Kbytes	32 Kwords	BK2	512 Kbytes	256 Kwords	8
BA56~BA62	64 Kbytes	32 Kwords	BK3	448 Kbytes	224 Kwords	7
BA63~BA70	8 Kbytes	4 Kwords	BK3	64 Kbytes	32 Kwords	8

(4) TC58FVM5B3A (bottom boot block)

BLOCK #	BLOCK SIZE		BANK	BANK SIZE		BLOCK COUNT
	BYTE MODE	WORD MODE	#	BYTE MODE	WORD MODE	BLOOK COUNT
BA0~BA7	8 Kbytes	4 Kwords	BK0	64 Kbytes	32 Kbytes	8
BA8~BA14	64 Kbytes	32 Kwords	BK0	448 Kbytes	224 Kwords	7
BA15~BA22	64 Kbytes	32 Kwords	BK1	512 Kbytes	256 Kwords	8
BA23~BA46	64 Kbytes	32 Kwords	BK2	1536 Kbytes	768 Kwords	24
BA47~BA70	64 Kbytes	32 Kwords	BK3	1536 Kbytes	768 Kwords	24

PACKAGE DIMENSIONS


TSOPI48-P-1220-0.50



Unit: mm



PACKAGE DIMENSIONS



2003-01-29 61/63

Revision History

Date	Version	Description			
2002- 06-20	1.00	Driginal version			
2002- 07-31	1.01	Added V _{ID} /V _{ACC} comments.			
2002- 08-06	1.02	Added I _{DDO8} .			
2002- 08-26	1.03	dded DC Typical Value.			
2002- 09-10	1.04	Added FBGA package. Added Ordering information.			
2002-10-24	1.05	Generalize			
2003-01-28	1.06	Added the PIN Capacitance. Added the Block protect 2 at mode selection. Added a part of comment (CMD ID-READ). Modified the comment of Hidden ROM Area. Modified the absolute maximum range of Power Dissipation. Modified the block address table. Annotated Absolute Maximum Ratings. Deleted annotation of Recommended DC operating conditions.			

RESTRICTIONS ON PRODUCT USE

- TOSHIBA is continually working to improve the quality and reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to comply with the standards of safety in making a safe design for the entire system, and to avoid situations in which a malfunction or failure of such TOSHIBA products could cause loss of human life, bodily injury or damage to property.
 In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent TOSHIBA products specifications. Also, please keep in mind the precautions and conditions set forth in the "Handling Guide for Semiconductor Devices," or "TOSHIBA Semiconductor Reliability Handbook" etc..
- The TOSHIBA products listed in this document are intended for usage in general electronics applications (computer, personal equipment, office equipment, measuring equipment, industrial robotics, domestic appliances, etc.). These TOSHIBA products are neither intended nor warranted for usage in equipment that requires extraordinarily high quality and/or reliability or a malfunction or failure of which may cause loss of human life or bodily injury ("Unintended Usage"). Unintended Usage include atomic energy control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, combustion control instruments, medical instruments, all types of safety devices, etc.. Unintended Usage of TOSHIBA products listed in this document shall be made at the customer's own risk.
- The products described in this document are subject to the foreign exchange and foreign trade laws.
- The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA CORPORATION for any infringements of intellectual property or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any intellectual property or other rights of TOSHIBA CORPORATION or others.
- The information contained herein is subject to change without notice.