## DATA SHEET

TDA8752B
Triple high-speed Analog-to-Digital Converter 110 Msps (ADC)

Preliminary specification
Supersedes data of 1999 Nov 11
File under Integrated Circuits, IC02

## FEATURES

- Triple 8-bit ADC
- Sampling rate up to 110 MHz
- IC controllable via a serial interface, which can be either ${ }^{2} \mathrm{C}$-bus or 3-wire, selected via a TTL input pin
- IC analog voltage input from 0.4 to $1.2 \mathrm{~V}(p-p)$ to produce a full-scale ADC input of 1 V ( $p-p$ )
- 3 clamps for programming a clamping code between -63.5 and +64 in steps of $1 / 2$ LSB
- 3 controllable amplifiers: gain controlled via the serial interface to produce a full scale resolution of $1 / 2 \mathrm{LSB}$ peak-to-peak
- Amplifier bandwidth of 250 MHz
- Low gain variation with temperature
- PLL, controllable via the serial interface to generate the ADC clock, which can be locked to a line frequency of 15 to 280 kHz
- Integrated PLL divider
- Programmable phase clock adjustment cells
- Internal voltage regulators
- TTL compatible digital inputs and outputs
- Chip enable high-impedance ADC output
- Power-down mode
- Possibility to use up to four ICs in the same system, using the $\mathrm{I}^{2} \mathrm{C}$-bus interface, or more, using the 3 -wire serial interface
- 1.1 W power dissipation.


## APPLICATIONS

- $R, G$ and $B$ high-speed digitizing
- LCD panels drive
- LCD projection systems
- VGA and higher resolutions
- Using two ICs in parallel, higher display resolution can be obtained; 200 MHz pixel frequency.



## GENERAL DESCRIPTION

The TDA8752B is a triple 8-bit ADC with controllable amplifiers and clamps for the digitizing of large bandwidth RGB signals.

The clamp level, the gain and all of the other settings are controlled via a serial interface (either $\mathrm{I}^{2} \mathrm{C}$-bus or 3 -wire serial bus, selected via a logic input).

The IC also includes a PLL that can be locked to the horizontal line frequency and generates the ADC clock. The PLL jitter is minimized for high resolution PC graphics applications. An external clock can also be input to the ADC.

It is possible to set the TDA8752B serial bus address between four fixed values, in the event that several TDA8752B ICs are used in a system, using the $\mathrm{I}^{2} \mathrm{C}$-bus interface (for example, two ICs used in an odd/even configuration).

## ORDERING INFORMATION

| TYPE NUMBER | PACKAGE |  |  | SAMPLING <br> SREQUENCY |
| :--- | :---: | :---: | :---: | :---: |
|  | NAME | DESCRIPTION | VERSION | FREN <br> $(M H z)$ |
|  | QFP100 | plastic quad flat package; 100 leads (lead length <br> $1.95 \mathrm{~mm}) ;$ body $14 \times 20 \times 2.8 \mathrm{~mm}$ | SOT317-2 | 110 |

Triple high-speed Analog-to-Digital Converter 110 Msps (ADC)

QUICK REFERENCE DATA

| SYMBOL | PARAMETER | CONDITIONS | MIN. | TYP. | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{\text {CCA }}$ | analog supply voltage | for R, G and B channels | 4.75 | 5.0 | 5.25 | V |
| $\mathrm{V}_{\text {DDD }}$ | logic supply voltage | for ${ }^{2} \mathrm{C}$-bus and 3-wire | 4.75 | 5.0 | 5.25 | V |
| $\mathrm{V}_{\text {CCD }}$ | digital supply voltage |  | 4.75 | 5.0 | 5.25 | V |
| $\mathrm{V}_{\text {CCO }}$ | output stages supply voltage | for R, G and B channels | 4.75 | 5.0 | 5.25 | V |
| $\mathrm{V}_{\text {CCA(PLL) }}$ | analog PLL supply voltage |  | 4.75 | 5.0 | 5.25 | V |
| $\mathrm{V}_{\text {CCO(PLL) }}$ | output PLL supply voltage |  | 4.75 | 5.0 | 5.25 | V |
| ICCA | analog supply current |  | - | 120 | - | mA |
| IDDD | logic supply current | for 12${ }^{2} \mathrm{C}$-bus and 3-wire | - | 1.0 | - | mA |
| ICCD | digital supply current |  | - | 40 | - | mA |
| $\mathrm{I}_{\mathrm{CCO}}$ | output stages supply current | $\mathrm{f}_{\mathrm{CLK}}=110 \mathrm{MHz} ;$ <br> ramp input | - | 26 | - | mA |
| $\mathrm{I}_{\text {CCA(PLL) }}$ | analog PLL supply current |  | - | 28 | - | mA |
| $\mathrm{I}_{\text {CCO(PLL) }}$ | output PLL supply current |  | - | 5 | - | mA |
| $\mathrm{f}_{\text {CLK }}$ | maximum clock frequency | TDA8752B/8 | 110 | - | - | MHz |
| $\mathrm{fref}^{\text {(PLL) }}$ | PLL reference clock frequency |  | 15 | - | 280 | kHz |
| fvCO | VCO output clock frequency |  | 12 | - | 110 | MHz |
| INL | DC integral non linearity | from analog input to digital output; full-scale; ramp input; $\mathrm{f}_{\mathrm{CLK}}=110 \mathrm{MHz}$ | - | $\pm 0.5$ | $\pm 1.5$ | LSB |
| DNL | DC differential non linearity | from analog input to digital output; full-scale; ramp input; $\mathrm{f}_{\mathrm{CLK}}=110 \mathrm{MHz}$ | - | $\pm 0.5$ | $\pm 1.0$ | LSB |
| $\Delta \mathrm{G}_{\mathrm{amp}} / \mathrm{T}$ | amplifier gain stability as a function of temperature | $\begin{aligned} & \mathrm{V}_{\text {ref }}=2.5 \mathrm{~V} \text { with } \\ & 100 \mathrm{ppm} /{ }^{\circ} \mathrm{C} \text { maximum } \end{aligned}$ | - | - | 200 | ppm $/{ }^{\circ} \mathrm{C}$ |
| B | amplifier bandwidth | $-3 \mathrm{~dB} ; \mathrm{T}_{\mathrm{amb}}=25^{\circ} \mathrm{C}$ | 250 | - | - | MHz |
| $\mathrm{t}_{\text {set }}$ | settling time of the ADC block plus AGC | input signal settling time $<1 \mathrm{~ns} ; \mathrm{T}_{\mathrm{amb}}=25^{\circ} \mathrm{C}$ | - | - | 6 | ns |
| $\mathrm{DR}_{\text {PLL }}$ | PLL divider ratio |  | 100 | - | 4095 |  |
| $\mathrm{P}_{\text {tot }}$ | total power consumption | $\mathrm{f}_{\mathrm{CLK}}=110 \mathrm{MHz} ;$ <br> ramp input | - | 1.1 | - | W |
| JPLL(rms) | maximum PLL phase jitter (RMS value) | $\begin{aligned} & \begin{array}{l} \mathrm{f}_{\text {ref }}=66.67 \mathrm{kHz} ; \\ \mathrm{f}_{\mathrm{CLK}}=110 \mathrm{MHz} \end{array} \end{aligned}$ | - | 0.67 | - | ns |



Fig. 1 Block diagram.

| Triple high-speed Analog-to-Digital <br> Converter 110 Msps (ADC) | TDA8752B |
| :--- | :--- |
| BLock DIAGRAm |  |

Triple high-speed Analog-to-Digital Converter 110 Msps (ADC)


Fig. 2 Red channel diagram.

Triple high-speed Analog-to-Digital Converter 110 Msps (ADC)


FCE465
Fig. 3 PLL diagram.

Triple high-speed Analog-to-Digital Converter 110 Msps (ADC)

PINNING

| SYMBOL | PIN | DESCRIPTION |
| :---: | :---: | :---: |
| n.c. | 1 | not connected |
| DEC2 | 2 | main regulator decoupling input |
| $\mathrm{V}_{\text {ref }}$ | 3 | gain stabilizer voltage reference input |
| DEC1 | 4 | main regulator decoupling input |
| n.c. | 5 | not connected |
| RAGC | 6 | red channel AGC output |
| RBOT | 7 | red channel ladder decoupling input (BOT) |
| RGAINC | 8 | red channel gain capacitor input |
| RCLP | 9 | red channel gain clamp capacitor input |
| RDEC | 10 | red channel gain regulator decoupling input |
| $\mathrm{V}_{\text {CCAR }}$ | 11 | red channel gain analog power supply |
| RIN | 12 | red channel gain analog input |
| AGNDR | 13 | red channel gain analog ground |
| GAGC | 14 | green channel AGC output |
| GBOT | 15 | green channel ladder decoupling input (BOT) |
| GGAINC | 16 | green channel gain capacitor input |
| GCLP | 17 | green channel gain clamp capacitor input |
| GDEC | 18 | green channel gain regulator decoupling input |
| $\mathrm{V}_{\text {CCAG }}$ | 19 | green channel gain analog power supply |
| GIN | 20 | green channel gain analog input |
| AGNDG | 21 | green channel gain analog ground |
| BAGC | 22 | blue channel AGC output |
| BBOT | 23 | blue channel ladder decoupling input (BOT) |
| BGAINC | 24 | blue channel gain capacitor input |
| BCLP | 25 | blue channel gain clamp capacitor input |
| BDEC | 26 | blue channel gain regulator decoupling input |
| $\mathrm{V}_{\text {CCAB }}$ | 27 | blue channel gain analog power supply |
| BIN | 28 | blue channel gain analog input |
| AGNDB | 29 | blue channel gain analog ground |
| n.c. | 30 | not connected |
| n.c. | 31 | not connected |
| 12C/3W | 32 | selection input between $\mathrm{I}^{2} \mathrm{C}$-bus (active HIGH) and 3 -wire serial bus (active LOW) |
| ADD1 | 33 | ${ }^{2} \mathrm{C}$-bus address control input 1 |
| ADD2 | 34 | $\mathrm{I}^{2} \mathrm{C}$-bus address control input 2 |
| TCK | 35 | scan test mode (active HIGH) |

Triple high-speed Analog-to-Digital Converter 110 Msps (ADC)

| SYMBOL | PIN | DESCRIPTION |
| :---: | :---: | :---: |
| TDO | 36 | scan test output |
| DIS | 37 | $\mathrm{I}^{2} \mathrm{C}$-bus and 3-wire disable control input (disable at HIGH level) |
| SEN | 38 | select enable for 3-wire serial bus input (see Fig.10) |
| SDA | 39 | $1^{2} \mathrm{C}$-bus/3 W serial data input |
| $\mathrm{V}_{\text {DDD }}$ | 40 | logic ${ }^{2} \mathrm{C}$-bus/3 W digital power supply |
| $\mathrm{V}_{\text {SSD }}$ | 41 | logic ${ }^{2} \mathrm{C}$-bus/3 W digital ground |
| SCL | 42 | $\mathrm{I}^{2} \mathrm{C}-\mathrm{bus} / 3 \mathrm{~W}$ serial clock input |
| n.c. | 43 | not connected |
| n.c. | 44 | not connected |
| ROR | 45 | red channel ADC output bit out of range |
| GOR | 46 | green channel ADC output bit out of range |
| BOR | 47 | blue channel ADC output bit out of range |
| OGNDB | 48 | blue channel ADC output ground |
| B0 | 49 | blue channel ADC output bit 0 (LSB) |
| n.c. | 50 | not connected |
| n.c. | 51 | not connected |
| B1 | 52 | blue channel ADC output bit 1 |
| B2 | 53 | blue channel ADC output bit 2 |
| B3 | 54 | blue channel ADC output bit 3 |
| B4 | 55 | blue channel ADC output bit 4 |
| B5 | 56 | blue channel ADC output bit 5 |
| B6 | 57 | blue channel ADC output bit 6 |
| B7 | 58 | blue channel ADC output bit 7 (MSB) |
| $\mathrm{V}_{\text {CCOB }}$ | 59 | blue channel ADC output power supply |
| OGNDG | 60 | green channel ADC output ground |
| G0 | 61 | green channel ADC output bit 0 (LSB) |
| G1 | 62 | green channel ADC output bit 1 |
| G2 | 63 | green channel ADC output bit 2 |
| G3 | 64 | green channel ADC output bit 3 |
| G4 | 65 | green channel ADC output bit 4 |
| G5 | 66 | green channel ADC output bit 5 |
| G6 | 67 | green channel ADC output bit 6 |
| G7 | 68 | green channel ADC output bit 7 (MSB) |
| $\mathrm{V}_{\text {CCOG }}$ | 69 | green channel ADC output power supply |
| OGNDR | 70 | red channel ADC output ground |
| R0 | 71 | red channel ADC output bit 0 (LSB) |

Triple high-speed Analog-to-Digital Converter 110 Msps (ADC)

| SYMBOL | PIN |  |
| :--- | :---: | :--- |
| R1 | 72 | red channel ADC output bit 1 |
| R2 | 73 | red channel ADC output bit 2 |
| R3 | 74 | red channel ADC output bit 3 |
| R4 | 75 | red channel ADC output bit 4 |
| R5 | 76 | red channel ADC output bit 5 |
| R6 | 77 | red channel ADC output bit 6 |
| R7 | 78 | red channel ADC output bit 7 (MSB) |
| V $_{\text {CCOR }}$ | 79 | red channel ADC output power supply |
| CKREFO | 80 | reference output clock resynchronized horizontal pulse |
| CKAO | 81 | PLL clock output 3 (in phase with reference output clock) (CKAO or $\overline{\text { CKBO) }}$ |
| OGNDPLL | 82 | PLL digital ground |
| CKBO | 83 | PLL clock output 2 |
| CKADCO | 84 | PLL clock output 1 (in phase with internal ADC clock) |
| V $_{\text {CCO(PLL) }}$ | 85 | PLL output power supply |
| DGND | 86 | digital ground |
| $\overline{\text { OE }}$ | 87 | output enable not (when OE is HIGH, the outputs are in high-impedance) |
| PWDWN | 88 | power-down control input (IC is in power-down mode when this pin is HIGH) |
| CLP | 89 | clamp pulse input (clamp active HIGH) |
| HSYNC | 90 | horizontal synchronization input pulse |
| INV | 91 | PLL clock output inverter command input (invert when HIGH) |
| CKEXT | 92 | external clock input |
| COAST | 93 | PLL coast command input |
| CKREF | 94 | PLL reference clock input |
| V $_{\text {CCD }}$ | 95 | digital power supply |
| AGNDPLL | 96 | PLL analog ground |
| CP | 97 | PLL filter input |
| CZ | 98 | PLL filter input |
| V $_{\text {CCA(PLL) }}$ | 99 | PLL analog power supply |
| n.c. | 100 | not connected |
|  |  |  |
|  |  |  |

Triple high-speed Analog-to-Digital Converter 110 Msps (ADC)


Fig. 4 Pin configuration.

Triple high-speed Analog-to-Digital Converter 110 Msps (ADC)

## FUNCTIONAL DESCRIPTION

This triple high-speed 8-bit ADC is designed to convert RGB signals, from a PC or work station, into data used by a LCD driver (pixel clock up to 200 MHz , using 2 ICs).

## IC analog video inputs

The video inputs are internally DC polarized. These inputs are AC coupled externally.

## Clamps

Three independent parallel clamping circuits are used to clamp the video input signals on the black level and to control the brightness level. The clamping code is programmable between code -63.5 and +64 and 120 to 136 in steps of $1 / 2$ LSB. The programming of the clamp value is achieved via an 8 -bit DAC. Each clamp must be able to correct an offset from $\pm 0.1 \mathrm{~V}$ to $\pm 10 \mathrm{mV}$ within 300 ns , and correct the total offset in 10 lines.
The clamps are controlled by an external TTL positive going pulse (pin CLP). The drop of the video signal is <1 LSB.

Normally, the circuit operates with a 0 code clamp, corresponding to the 0 ADC code. This clamp code can be changed from -63.5 to +64 as represented in Fig.7, in steps of $1 / 2 \mathrm{LSB}$. The digitized video signal is always between code 0 and code 255 of the ADC. It is also possible to clamp from code 120 to code 136 corresponding to 120 ADC code to 136 ADC code. Then clamping on code 128 of the ADC is possible.

## Variable gain amplifier

Three independent variable gain amplifiers are used to provide, to each channel, a full-scale input range signal to the 8 -bit ADC. The gain adjustment range is designed so that, for an input range varying from 0.4 to $1.2 \mathrm{~V}(p-p)$, the output signal corresponds to the ADC full-scale input of $1 \mathrm{~V}(p-p)$.

To ensure that the gain does not vary over the whole operating temperature range, an external reference of 2.5 V DC, ( $\mathrm{V}_{\text {ref }}$ with a $100 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ maximum variation) supplied externally, is used to calibrate the gain at the beginning of each video line before the clamp pulse using the following principle.

A differential of $0.156 \mathrm{~V}(\mathrm{p}-\mathrm{p})\left(1 / 16 \mathrm{~V}_{\text {ref }}\right)$ reference signal is generated internally from the reference voltage ( $\mathrm{V}_{\text {ref }}$ ).

During the synchronization part of the video line, the multiplexer, controlled by the TTL synchronization signal (HSYNCI, coming from HSYNC; see Fig.1) with a width equal to one of the video synchronization signals (e.g. the signal coming from a synchronization separator), is switched between the two amplifiers.
The output of the multiplexer is either the normal video signal or the 0.156 V reference signal (during HSYNC).

The corresponding ADC outputs are then compared to a preset value loaded in a register. Depending on the result of the comparison, the gain of the variable gain amplifiers is adjusted (coarse gain control; see Figs 2 and 8). The three 7-bit registers receive data via a serial interface to enable the gain to be programmed.
The preset value loaded in the 7-bit register is chosen between approximately 67 codes to ensure the full-scale input range (see Fig.8). A contrast control can be achieved using these registers. In this case care should be taken to stay within the allowed code range ( 32 to 99).
A fine correction using three 5-bit DACs, also controlled via the serial interface, is used to finely tune the gain of the three channels (fine gain control; see Figs 2 and 9 ) and to compensate the channel-to-channel gain mismatch.
With a full-scale ADC input, the resolution of the fine register corresponds to $1 / 2$ LSB peak-to-peak variation.

To use these gain controls correctly, it is recommended to fix the coarse gain (to have a full-scale ADC input signal) to within 4 LSB and then adjust it with the fine gain. The gain is adjusted during HSYNC. During this time the output signal is not related to the amplified input signal. The outputs, when the coarse gain system is stable, are related to the programmed coarse code (see Fig.8).

## ADCs

The ADCs are 8-bit with a maximum clock frequency of 110 Msps . The ADCs input range is $1 \mathrm{~V}(p-p)$ full-scale. One out of range bit exists per channel (ROR, GOR and $B O R$ ). It will be at logic 1 when the signal is out of range of the full-scale of the ADCs.

Pipeline delay in the ADCs is 1 clock cycle from sampling to data output.

The ADCs reference ladders regulators are integrated.

Triple high-speed Analog-to-Digital
Converter 110 Msps (ADC)

## ADC outputs

ADC outputs are straight binary. An output enable pin (OE; active LOW) enables the output status between active and high-impedance ( $\overline{\mathrm{OE}}=\mathrm{HIGH}$ ) to be switched; it is recommended to load the outputs with a 10 pF capacitive load. The timing must be checked very carefully if the capacitive load is more than 10 pF .

## Phase-locked loop

The ADCs are clocked either by an internal PLL locked to the CKREF clock, (all of the PLL is on-chip except the loop filter capacitance) or an external clock, CKEXT. Selection is performed via the serial interface bus.
The reference clock (CKREF) range is between 15 and 280 kHz . Consequently, the VCO minimum frequency is 12 MHz and the maximum frequency 110 MHz for the TDA8752B/8. The gain of the VCO part can be controlled via the serial interface, depending on the frequency range to which the PLL is locked.
To increase the bandwidth of the PLL, the charge pump current, controlled by the serial interface, must also be increased. The relationship between the frequency and the current is given by the following equation:
$f_{n}=\frac{1}{2 \pi} \sqrt{\frac{K_{O}{ }^{\prime} P}{D_{R}\left(C_{z}+C_{P}\right)}}$
Where:
$\mathrm{f}_{\mathrm{n}}=$ the natural PLL frequency
$\mathrm{K}_{\mathrm{O}}=$ the VCO gain
$D_{R}=P L L$ divider ratio
$C_{z}$ and $C_{P}=$ capacitors of the PLL filter.
The other PLL equation is as follows:
$f_{z}=\frac{1}{2 \pi \times R \times C_{z}}$ and $\left(\xi=\frac{1}{2} \times \frac{{ }^{n}}{f_{z}}\right)$
Where:
$f_{z}=$ loop filter zero frequency
$R=$ the chosen resistance for the filter
$\xi=$ the damping factor.
$\mathrm{F}_{\mathrm{O}}=0 \mathrm{~dB}$ loop gain frequency

Different resistances for the filter can be programmed via the serial interface. To improve the performances, the PLL parameters should be chosen so that:

$$
\begin{aligned}
& \mathrm{F}_{\mathrm{O}}=\xi f n \Rightarrow R \mathrm{I}_{\mathrm{P}}=\frac{2 \pi \mathrm{D}_{\mathrm{R}} \mathrm{~F}_{\mathrm{O}}}{\mathrm{~K}_{\mathrm{O}}} \\
& \frac{\mathrm{~F}_{\mathrm{O}}}{f_{\text {ref }}} \leq 0.15 \Rightarrow R \mathrm{I}_{\mathrm{P}} \leq \frac{0,3 \pi \mathrm{D}_{\mathrm{R}}{ }^{f} \mathrm{ref}}{\mathrm{~K}_{\mathrm{O}}}=\operatorname{Lim}
\end{aligned}
$$

The values of $R$ and $I_{p}$ must be chosen so that the product is the closest to Lim. In the event that there are several choices, the couple for which the $\xi$ value is the closest to 1 must be chosen.
A software call "PLL calculator"" is available on Philips Semiconductor Internet site to calculate the best PLL parameters.

It is possible to control (independently) the phase of the ADC clock and the phase of an additional clock output (which could be used to drive a second TDA8752B). For this, two serial interface-controlled digital phase-shift controllers are included (controlled by 5-bit registers, phase shift controller steps are $11.25^{\circ}$ each on the whole PLL frequency range).
CKREF is resynchronized, by the synchro block, on the CKAO clock. The output is CKREFO (LOW during 8 clock periods). CKAO is the clock at the output of the phase selector A. This clock can be used as the clocks for CKBO and CKADCO. The timing is given in Fig.5.
The COAST pin is used to disconnect the PLL phase frequency detector during the frame flyback or the unavailability of the CKREF signal. This signal can normally be derived from the VSYNC signal.

Triple high-speed Analog-to-Digital Converter 110 Msps (ADC)

The clock output is able to drive an external 10 pF load (for the on-chip ADCs).
The PLL can be used in three different methods:

1. The IC can be used as stand-alone with a sampling frequency of up to 110 MHz for the TDA8752B/8.
2. When an RGB signal is at a pixel frequency exceeding 100 to 200 MHz , it is possible to follow one of the two possibilities given below:
a) Using one TDA8752B; the sampling rate can be reduced by a factor of two, by sampling the even pixels in the even frame and the odd pixels in the odd frame. The INV pin is used to toggle between frames.
b) Using two TDA8752Bs the PLL of the master TDA8752B is used to drive both ADC clocks. The PLL of the slave TDA8752B is disconnected and the CKBO of the master TDA8752B is connected to pin CKEXT of the TDA8752B master and CKAO to the slave TDA8752B. In this case, on the CKAO pin CKBO will be the output (with bit CKAB of the master at logic 1)
The master TDA8752B is used to sample the even pixels and the slave TDA8752B for odd pixels, using a $180^{\circ}$ phase shift between the clocks (CKADCO pins). The master chip and the slave chip have their INV pin LOW, which guarantees the $180^{\circ}$ shift ADC clock drive. It is then necessary to adjust phase $B$ of the master chip. Special care should be taken with the quality of the input signal (input setting time).
If CKREFO output signal at the master chip is needed, it is possible to use one of the two phase A values in order to avoid set-up and hold problems in the SYNCHRO function; e.g. PHASEA $=100000$ and PHASEA $=111111$.
3. When INV is LOW, CKADCO is equal to CKEXT inverted.


Triple high-speed Analog-to-Digital Converter 110 Msps (ADC)


Slave at $180^{\circ}$ phase shift with respect to pin CKADCO of the master TDA8752B.
Fig. 6 Dual TDA8752B solution for pixel clock rate with a single phase adjustment ( 100 to 200 MHz ).

Triple high-speed Analog-to-Digital Converter 110 Msps (ADC)

## $\mathrm{I}^{2} \mathrm{C}$-bus and 3-wire serial bus interface

The $I^{2} \mathrm{C}$-bus and 3 -wire serial buses control the status of the different control DACs and registers. Control pin DIS enables or disables the full serial interface function (disable at HIGH level). Four ICs can be used in the same system and programmed by the same bus. Therefore, two pins (ADD1 and ADD2) are available to set each address respectively, for use with the $\mathrm{I}^{2} \mathrm{C}$-bus interface. All programming is described in Chapter " ${ }^{2} \mathrm{C}$-bus and 3 -wire serial bus interfaces".


CLP


Fig. 7 Clamp definition.


Fig. 8 Coarse gain control.

Triple high-speed Analog-to-Digital Converter 110 Msps (ADC)


Fig. 9 Fine gain correction for a coarse gain $G_{\text {NCOARSE }}$.

## $I^{2} \mathrm{C}$-BUS AND 3-WIRE INTERFACES

## Register definitions

The configuration of the different registers is shown in Table 1.
Table $1 \quad \mathrm{I}^{2} \mathrm{C}$-bus and 3-wire registers

| FUNCTION NAME | SUB-ADDRESS |  |  |  |  |  |  |  | BIT DEFINITION |  |  |  |  |  |  |  | DEFAULT VALUE |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | A7 | A6 | A5 | A4 | A3 | A2 | A1 | A0 | MSB |  |  |  |  |  |  | LSB |  |
| SUBADDR | - | - | - | - | - | - | - | - | X | X | X | Mode | Sa3 | Sa2 | Sa1 | Sa0 | xxx1 0000 |
| OFFSETR | X | X | X | X | 0 | 0 | 0 | 0 | Or7 | Or6 | Or5 | Or4 | Or3 | Or2 | Or1 | Or0 | 01111111 |
| COARSER | X | X | X | X | 0 | 0 | 0 | 1 | Or8 | Cr6 | Cr5 | Cr4 | Cr3 | Cr2 | Cr1 | Cr0 | 00100000 |
| FINER | X | X | X | X | 0 | 0 | 1 | 0 | X | X | X | Fr4 | Fr3 | Fr2 | Fr1 | Fr0 | xxx0 0000 |
| OFFSETG | X | X | X | X | 0 | 0 | 1 | 1 | Og 7 | Og6 | Og5 | Og4 | Og3 | Og2 | Og1 | Og 0 | 01111111 |
| COARSEG | X | X | X | X | 0 | 1 | 0 | 0 | Og8 | Cg6 | Cg5 | Cg 4 | Cg3 | Cg2 | Cg1 | Cg0 | 00100000 |
| FINEG | X | X | X | X | 0 | 1 | 0 | 1 | X | X | X | Fg4 | Fg3 | Fg2 | Fg1 | Fg0 | xxx0 0000 |
| OFFSETB | X | X | X | X | 0 | 1 | 1 | 0 | Ob7 | Ob6 | Ob5 | Ob4 | Ob3 | Ob2 | Ob1 | Ob0 | 01111111 |
| COARSEB | X | X | X | X | 0 | 1 | 1 | 1 | Ob8 | Cb6 | Cb5 | Cb4 | Cb3 | Cb2 | Cb1 | Cb0 | 00100000 |
| FINEB | X | X | X | X | 1 | 0 | 0 | 0 | X | X | X | Fb4 | Fb3 | Fb2 | Fb1 | Fb0 | xxx0 0000 |
| CONTROL | X | X | X | X | 1 | 0 | 0 | 1 | V level | H level | edge | Up | Do | Ip2 | Ip1 | Ip0 | 00000100 |
| VCO | X | X | X | X | 1 | 0 | 1 | 0 | Z2 | Z1 | Z0 | Vco1 | Vco0 | Di11 | Di10 | Di9 | 01100001 |
| $\begin{array}{\|l} \hline \begin{array}{l} \text { DIVIDER } \\ \text { (LSB) } \end{array} \\ \hline \end{array}$ | X | X | X | X | 1 | 0 | 1 | 1 | Di8 | Di7 | Di6 | Di5 | Di4 | Di3 | Di2 | Di1 | 10010000 |
| PHASEA | X | X | X | X | 1 | 1 | 0 | 0 | X | Di0 | Cka | Pa4 | Pa3 | Pa2 | Pa1 | Pa 0 | x000 0000 |
| PHASEB | X | X | X | X | 1 | 1 | 0 | 1 | X | Ckab | Ckb | Pb4 | Pb3 | Pb2 | Pb1 | Pb0 | $\times 0000000$ |

All the registers are defined by a subaddress of 8 bits; bit A4 refers to the mode which is used with the $\mathrm{I}^{2} \mathrm{C}$-bus interface; bits Sa 3 to Sa 0 are the subaddresses of each register.

The bit mode, used only with the $\mathrm{I}^{2} \mathrm{C}$-bus, enables two modes to be programmed:

- If Mode $=0$, each register is programmed independently by giving its subaddress and its content
- If $\operatorname{Mode}=1$, all the registers are programmed one after the other by giving this initial condition ( $\mathrm{xxx1} 1111$ ) as the subaddress state; thus, the registers are charged following the predefined sequence of 16 bytes (from subaddress 0000 to 1101).

Triple high-speed Analog-to-Digital Converter 110 Msps (ADC)

## Offset register

This register controls the clamp level for the RGB channels. The relationship between the programming code and the level of the clamp code is given in Table 2.

Table 2 Coding

| PROGRAMMED <br> CODE | CLAMP CODE | ADC OUTPUT |
| :---: | :---: | :---: |
| 0 | -63.5 |  |
| 1 | -63 |  |
| 2 | -62.5 |  |
| $\downarrow$ | $\downarrow$ |  |
| 127 | 0 | 0 |
| $\downarrow$ | $\downarrow$ | $\downarrow$ |
| 254 | 63.5 | 63 or 64 |
| 255 | 64 | 64 |
| 256 | 120 | 120 |
| $\downarrow$ | $\downarrow$ | $\downarrow$ |
| 287 | 136 | 136 |

The default programmed value is:

- Programmed code = 127
- Clamp code $=0$
- $\operatorname{ADC}$ output $=0$.


## Coarse and fine registers

These two registers enable the gain control, the AGC gain with the coarse register and the reference voltage with the fine register. The coarse register programming equation is as follows:

$$
\begin{gathered}
\text { GAIN }=\frac{\mathrm{N}_{\text {COARSE }}+1}{\mathrm{~V}_{\text {ref }}\left(1-\frac{\mathrm{N}_{\text {FINE }}}{32 \times 16}\right)} \times \frac{1}{16} \\
=\frac{\mathrm{N}_{\text {COARSE }}+1}{\mathrm{~V}_{\text {ref }}\left(512-\mathrm{N}_{\text {FINE }}\right)} \times 32
\end{gathered}
$$

## Where: $\mathrm{V}_{\text {ref }}=2.5 \mathrm{~V}$.

The gain correspondence is given in Table 3. The gain is linear with reference to the programming code ( $\mathrm{N}_{\text {FINE }}=0$ ).

Table 3 Gain correspondence (COARSE)

| $\mathbf{N}_{\text {COARSE }}$ | GAIN | $\mathbf{V}_{\mathbf{i}}$ TO BE <br> FULL-SCALE |
| :---: | :---: | :---: |
| 32 | 0.825 | 1.212 |
| 99 | 2.5 | 0.4 |

The default programmed value is as follows:

- $\mathrm{N}_{\text {COARSE }}=32$
- Gain $=0.825$
- $\mathrm{V}_{\mathrm{i}}$ to be full-scale $=1.212$.

To modulate this gain, the fine register is programmed using the above equation. With a full-scale ADC input, the fine register resolution is a $1 / 2$ LSB peak-to-peak (see Table 4 for $\mathrm{N}_{\text {COARSE }}=32$ ).

Table 4 Gain correspondence (FINE)

| $\mathbf{N}_{\text {FINE }}$ | GAIN | $\mathbf{V}_{\mathbf{i}}$ TO BE <br> FULL-SCALE |
| :---: | :---: | :---: |
| 0 | 0.825 | 1.212 |
| 31 | 0.878 | 1.139 |

The default programmed value is: $\mathrm{N}_{\mathrm{FINE}}=0$.

## CONTROL REGISTER

COAST and HSYNC signals can be inverted by setting the $\mathrm{I}^{2} \mathrm{C}$-bus control bits V level and H level respectively. When V level and H level are set to zero respectively, COAST and HSYNC are active HIGH.

The bit 'edge' defines the rising or falling edge of CKREF to synchronise the PLL. It will be on the rising edge if the bit is at logic 0 and on the falling edge if the bit is at logic 1 .

The bits Up and Do are used for the test, to force the charge pump current. These bits have to be logic 0 during normal use.

The bits $\mathrm{Ip} 0, \mathrm{Ip} 1$ and Ip 2 control the charge pump current, to increase the bandwidth of the PLL, as shown in Table 5.

Triple high-speed Analog-to-Digital Converter 110 Msps (ADC)

Table 5 Charge-pump current control

| Ip2 | Ip1 | Ip0 | CURRENT <br> $(\mu \mathbf{A})$ |
| :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 6.25 |
| 0 | 0 | 1 | 12.5 |
| 0 | 1 | 0 | 25 |
| 0 | 1 | 1 | 50 |
| 1 | 0 | 0 | 100 |
| 1 | 0 | 1 | 200 |
| 1 | 1 | 0 | 400 |
| 1 | 1 | 1 | 700 |

The default programmed value is as follows:

- Charge pump current $=100 \mu \mathrm{~A}$
- Test bits: no test mode; bits Up and Do at logic 0
- Rising edge of CKREF: bit edge at logic 0
- COAST and HSYNC inputs are active HIGH: V level and $H$ level at logic 0 .


## VCO REGISTER

The bits Z2, Z1 and Z0 enable the internal resistance for the VCO filter to be selected.

Table 6 VCO register bits

| $\mathbf{Z 2}$ | $\mathbf{Z 1}$ | $\mathbf{Z 0}$ | RESISTANCE <br> $\mathbf{( k} \boldsymbol{\Omega})$ |
| :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | high impedance |
| 0 | 0 | 1 | 128 |
| 0 | 1 | 0 | 32 |
| 0 | 1 | 1 | 16 |
| 1 | 0 | 0 | 8 |
| 1 | 0 | 1 | 4 |
| 1 | 1 | 0 | 2 |
| 1 | 1 | 1 | 1 |

Table 7 VCO gain control

| $\mathbf{V}_{\mathbf{C O 1}}$ | $\mathbf{V}_{\mathbf{C O O}}$ | $\mathbf{V C O}$ gain <br> (MHz/V) | PIXEL CLOCK <br> FREQUENCY <br> RANGE (MHz) |
| :---: | :---: | :---: | :---: |
| 0 | 0 | 15 | 10 to 20 |
| 0 | 1 | 20 | 20 to 40 |
| 1 | 0 | 35 | 40 to 70 |
| 1 | 1 | 50 | 70 to 110 |

The bits $\mathrm{V}_{\mathrm{CO} 1}$ and $\mathrm{V}_{\mathrm{COO}}$ control the VCO gain.
The default programmed value is as follows:

- Internal resistance $=16 \mathrm{k} \Omega$
- VCO gain $=15 \mathrm{MHz} / \mathrm{V}$.


## Divider register

This register controls the PLL frequency. The bits are the LSB bits.

The default programmed value is $001100100000=800$.
The MSB bits (Di11, Di10 and Di9) and the LSB bit (Di0) have to be programmed before bits Di8 to Di1 to have the required divider ratio. The bit Di0 is used for the parity divider number $=\mathrm{Di} 0=0=$ even number $\mathrm{Di} 0=1=$ odd number. It should be noted that if the $\mathrm{I}^{2} \mathrm{C}$-bus programming is done in mode = 1 and the bit Di0 has to be toggled, then the registers have to be loaded twice to have the update divider ratio.

## Power-down mode

- When the supply is completely switched off, the registers are set to their default values; in that event they have to be reprogrammed if the required settings are different (e.g. through an EEPROM)
- When the device is in power-down mode, the previously programmed register values remain unaffected.


## PHASEA and PHASEB REGISTERS

The bit Cka is logic 0 when the used clock is the PLL clock, and logic 1 when the used clock is the external clock.

The bit Ckb is logic 0 when the second clock is not used.
The bits Pa 4 to Pa 0 and Pb 4 to Pb 0 are used to program the phase shift for the clock, CKADCO, CKAO and CKBO (see Table 8). Concerning the PHASEB register, the bit Ckab is used to have either CKAO or CKBO at pin CKAO (pin 81).

Triple high-speed Analog-to-Digital Converter 110 Msps (ADC)

Table 8 Phase registers bits

| Pa4 AND Pb4 | Pa3 AND Pb3 | Pa2 AND Pb2 | Pa1 AND Pb1 | Pa0 AND Pb0 | PHASE SHIFT ( ${ }^{\circ}$ ) |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 0 | 0 | 1 | 11.25 |
| $\downarrow$ | $\downarrow$ | $\downarrow$ | $\downarrow$ | $\downarrow$ | $\downarrow$ |
| $\downarrow$ | $\downarrow$ | $\downarrow$ | $\downarrow$ | $\downarrow$ | $\downarrow$ |
| 1 | 1 | 1 | 1 | 0 | 337.5 |
| 1 | 1 | 1 | 1 | 1 | 348.75 |

The default programmed value is as follows:

- No external clock: CKA at logic 0
- No use of the second clock: CKB at logic 0
- Phase shift for CKAO and CKADCO $=0^{\circ}$
- Phase shift for $\mathrm{CKBO}=0^{\circ}$.
- Clock CKao in pin CKAO $=$ bit $\mathrm{CKab}=0$.


## $\mathrm{I}^{2} \mathrm{C}$-bus protocol

Table $9 \mathrm{I}^{2} \mathrm{C}$-bus address

| A7 | A6 | A5 | A4 | A3 | A2 | A1 | A0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 0 | 0 | 1 | 1 | ADD2 | ADD1 | 0 |

The $\mathrm{I}^{2} \mathrm{C}$-bus address of the circuit is $10011 \mathrm{xx0}$.
Bits A2 and A1 are fixed by the potential on pins ADD1 and ADD2. Thus, four TDA8752Bs can be used on the same system, using the addresses for ADD1 and ADD2 with the $\mathrm{I}^{2} \mathrm{C}$-bus. The A0 bit must always be equal to logic 0 because it is not possible to read the data in the register. The timing and protocol for the $I^{2} \mathrm{C}$-bus are standard. Two sequences are available, see Tables 10 and 11.

Table 10 Address sequence for mode 0; note 1

| S | IC ADDRESS | ACK | SUBADDRESS <br> REGISTER1 | ACK | DATA <br> REGISTER1 <br> (see Table 1) | ACK | SUBADDRESS <br> REGISTER2 | ACK | to | P |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |

## Note

1. Where: $\mathrm{S}=\mathrm{START}$ condition, $\mathrm{ACK}=$ acknowledge and $\mathrm{P}=\mathrm{STOP}$ condition.

Table 11 Address sequence for mode 1; note 1

| S | IC ADDRESS | ACK | SUBADDRESS <br> $x x x 11111$ | ACK | DATA <br> REGISTER1 <br> (see Table 1) | ACK | DATA <br> REGISTER2 | ACK | to | P |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |

## Note

1. Where: $S=S T A R T$ condition, $A C K=$ acknowledge and $P=S T O P$ condition.

## O 3-wire protocol

For the 3 -wire serial bus the first byte refers to the register address which is programmed. The second byte refers to the data to be sent to the chosen register (see Table 1). The acquisition is achieved via SEN.


Triple high-speed Analog-to-Digital Converter 110 Msps (ADC)

## LIMITING VALUES

In accordance with the Absolute Maximum Rating System (IEC 134).

| SYMBOL | PARAMETER | CONDITIONS | MIN. | MAX. | UNIT |
| :--- | :--- | :--- | :--- | :--- | :--- |
| $\mathrm{V}_{\mathrm{CCA}}$ | analog supply voltage |  | -0.3 | +7.0 | V |
| $\mathrm{~V}_{\mathrm{CCD}}$ | digital supply voltage |  | -0.3 | +7.0 | V |
| $\mathrm{~V}_{\mathrm{DDD}}$ | logic input voltage |  | -0.3 | +7.0 | V |
| $\mathrm{~V}_{\mathrm{CCO}}$ | output stages supply voltage |  | -0.3 | +7.0 | V |
| $\Delta \mathrm{~V}_{\mathrm{CC}}$ | supply voltage differences |  |  |  |  |
|  | $\mathrm{V}_{\mathrm{CCA}}-\mathrm{V}_{\mathrm{CCD}}$ |  | -1.0 | +1.0 | V |
|  | $\mathrm{~V}_{\mathrm{CCO}}-\mathrm{V}_{\mathrm{CCD}} ; \mathrm{V}_{\mathrm{CCO}}-\mathrm{V}_{\mathrm{DDD}}$ |  |  |  |  |
|  | $\mathrm{V}_{\mathrm{CCA}}-\mathrm{V}_{\mathrm{DDD}} ; \mathrm{V}_{\mathrm{CCD}}-\mathrm{V}_{\mathrm{DDD}}$ |  | -1.0 | +1.0 | V |
|  | $\mathrm{~V}_{\mathrm{CCA}}-\mathrm{V}_{\mathrm{CCO}}$ |  | -1.0 | +1.0 | V |
|  | RGB input voltage range |  | -1.0 | +1.0 | V |
| $\mathrm{~V}_{\mathrm{i}(\mathrm{RGB})}$ |  |  | -0.3 | +7.0 | V |
| $\mathrm{I}_{\mathrm{O}}$ | output current |  | - | 10 | mA |
| $\mathrm{~T}_{\text {stg }}$ | storage temperature |  | -55 | +150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\mathrm{amb}}$ | ambient temperature |  | 0 | 70 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\mathrm{j}}$ | junction temperature |  | - | 150 | ${ }^{\circ} \mathrm{C}$ |

THERMAL CHARACTERISTICS

| SYMBOL | PARAMETER | CONDITIONS | VALUE | UNIT |
| :--- | :--- | :--- | :---: | :---: |
| $R_{\mathrm{th}(j-\mathrm{a})}$ | thermal resistance from junction to ambient | in free air | 52 | K/W |

## HANDLING

Inputs and outputs are protected against electrostatic discharges in normal handling. However, to be totally safe, it is desirable to take normal precautions appropriate to handling integrated circuits.

Triple high-speed Analog-to-Digital Converter 110 Msps (ADC)

## CHARACTERISTICS

$\mathrm{V}_{\mathrm{CCA}}=\mathrm{V} 11$ (or V 19 , V 27 or V 99 ) referenced to $\mathrm{AGND}\left(\mathrm{V} 13, \mathrm{~V} 21, \mathrm{~V} 29\right.$ or $\mathrm{V} 96=4.75$ to 5.25 V ; $\mathrm{V}_{\mathrm{CCD}}=\mathrm{V} 95$ referenced to DGND $(\mathrm{V} 86)=4.75$ to $5.25 \mathrm{~V} ; \mathrm{V}_{\mathrm{DDD}}=\mathrm{V} 40$ referenced to $\mathrm{V}_{\mathrm{SSD}}(\mathrm{V} 41)=4.75$ to 5.25 V ; $\mathrm{V}_{\mathrm{CCO}}=\mathrm{V} 59$
(or V69, V79 or V85) referenced to OGND (V48, V60, V70 or V82) $=4.75$ to 5.25 V ; AGND, DGND, OGND and $\mathrm{V}_{\text {SSD }}$ short circuited together. $\mathrm{T}_{\mathrm{amb}}=0$ to $70^{\circ} \mathrm{C}$; typical values measured at $\mathrm{V}_{\mathrm{CCA}}=\mathrm{V}_{\mathrm{DDD}}=\mathrm{V}_{\mathrm{CCD}}=\mathrm{V}_{\mathrm{CCO}}=5 \mathrm{~V}$ and $\mathrm{T}_{\mathrm{amb}}=25^{\circ} \mathrm{C}$; unless otherwise specified.

| SYMBOL | PARAMETER | CONDITIONS | MIN. | TYP. | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Supplies |  |  |  |  |  |  |
| $V_{\text {CCA }}$ | analog supply voltage |  | 4.75 | 5.0 | 5.25 | V |
| $\mathrm{V}_{\text {CCD }}$ | digital supply voltage |  | 4.75 | 5.0 | 5.25 | V |
| $V_{\text {DDD }}$ | logic supply voltage |  | 4.75 | 5.0 | 5.25 | V |
| $\mathrm{V}_{\text {CCO }}$ | output stages supply voltage |  | 4.75 | 5.0 | 5.25 | V |
| $\mathrm{I}_{\text {CCA }}$ | analog supply current |  | - | 120 | - | mA |
| IDDD | logic supply current for $\mathrm{I}^{2} \mathrm{C}$-bus and 3-wire |  | - | 1.0 | - | mA |
| ICCD | digital supply current |  | - | 40 | - | mA |
| $\mathrm{I}_{\text {CCO }}$ | output stages supply current | ramp input; $\mathrm{f}_{\text {CLK }}=110 \mathrm{MHz}$ | - | 26 | - | mA |
| $\mathrm{I}_{\mathrm{CCO}(\mathrm{PLL})}$ | output PLL supply current |  | - | 5 | - | mA |
| $\mathrm{I}_{\text {CCA(PLL) }}$ | analog PLL supply current |  | - | 28 | - | mA |
| $\Delta \mathrm{V}_{\text {CC }}$ | supply voltage differences $\begin{aligned} & \mathrm{V}_{\mathrm{CCA}}-\mathrm{V}_{\mathrm{CCD}} \\ & \mathrm{~V}_{\mathrm{CCO}}-\mathrm{V}_{\mathrm{CCD}} ; \mathrm{V}_{\mathrm{CCO}}-\mathrm{V}_{\mathrm{DDD}} \\ & \mathrm{~V}_{\mathrm{CCA}}-\mathrm{V}_{\mathrm{DDD}} ; \mathrm{V}_{\mathrm{CCD}}-\mathrm{V}_{\mathrm{DDD}} \\ & \mathrm{~V}_{\mathrm{CCA}}-\mathrm{V}_{\mathrm{CCO}} \end{aligned}$ |  | $\begin{aligned} & -0.25 \\ & -0.25 \\ & -0.25 \\ & -0.25 \end{aligned}$ |  | $\begin{aligned} & +0.25 \\ & +0.25 \\ & +0.25 \\ & +0.25 \end{aligned}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \\ & \mathrm{~V} \\ & \mathrm{~V} \end{aligned}$ |
| $\mathrm{P}_{\text {tot }}$ | total power consumption | ramp input; $\mathrm{f}_{\text {CLK }}=110 \mathrm{MHz}$ | - | 1.1 | - | W |
| $\mathrm{P}_{\mathrm{pd}}$ | power consumption in power-down mode |  | - | 87 | - | mW |
| R, G and B amplifiers |  |  |  |  |  |  |
| B | bandwidth | $-3 \mathrm{~dB} ; \mathrm{T}_{\text {amb }}=25^{\circ} \mathrm{C}$ | 250 | - | - | MHz |
| $\mathrm{t}_{\text {set }}$ | settling time of the block ADC plus AGC | full-scale (black-to-white) transition; input signal settling time < 1 ns ; 1 to $99 \% ; \mathrm{T}_{\mathrm{amb}}=25^{\circ} \mathrm{C}$ | - | 4.5 | 6 | ns |
| G ${ }_{\text {NCOARSE }}$ | coarse gain range | $\mathrm{V}_{\text {ref }}=2.5 \mathrm{~V}$; minimum coarse gain register; code = 32; (see Fig.8) | - | -1.67 | - | dB |
|  |  | maximum coarse gain register; code = 99; (see Fig.8) | - | 8 | - | dB |

Triple high-speed Analog-to-Digital Converter 110 Msps (ADC)

| SYMBOL | PARAMETER | CONDITIONS | MIN. | TYP. | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{G}_{\text {FINE }}$ | fine gain correction range | fine register input code $=0$; (see Fig.9) | - | 0 | - | dB |
|  |  | fine register input code $=31$; (see Fig.9) | - | -0.5 | - | dB |
| $\Delta \mathrm{G}_{\text {amp }} / \mathrm{T}$ | amplifier gain stability as a function of temperature | $\mathrm{V}_{\text {ref }}=2.5 \mathrm{~V}$ with $100 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ maximum variation | - | - | 200 | ppm/ ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{I}_{\mathrm{GC}}$ | gain current |  | - | $\pm 20$ | - | $\mu \mathrm{A}$ |
| $\mathrm{t}_{\text {stab }}$ | amplifier gain adjustment speed | HSYNC active; capacitors on pins 8,16 and $24=22 \mathrm{nF}$ | - | 25 | - | $\mathrm{mdB} / \mu \mathrm{s}$ |
| $\mathrm{V}_{\mathrm{i}(\mathrm{p}-\mathrm{p})}$ | input voltage range (peak-to-peak value) | corresponding to full-scale output | 0.4 | - | 1.2 | V |
| $\mathrm{tr}_{\mathrm{r}(\mathrm{Vi})}$ | input voltage rise time | $\mathrm{f}_{\mathrm{i}}=110 \mathrm{MHz}$; square wave | - | - | 2.5 | ns |
| $\mathrm{t}_{\mathrm{f}(\mathrm{Vi})}$ | input voltage fall time | $\mathrm{f}_{\mathrm{i}}=110 \mathrm{MHz}$; square wave | - | - | 2.5 | ns |
| $\mathrm{G}_{\mathrm{E}(\mathrm{rms})}$ | channel-to-channel gain matching (RMS value) | maximum coarse gain; $\mathrm{T}_{\mathrm{amb}}=25^{\circ} \mathrm{C}$ | - | 1 | - | \% |
|  |  | minimum coarse gain; $\mathrm{T}_{\mathrm{amb}}=25^{\circ} \mathrm{C}$ | - | 2 | - | \% |
| Clamps |  |  |  |  |  |  |
| $\mathrm{P}_{\text {CLP }}$ | precision | black level noise on RGB channels $=10 \mathrm{mV}$ (max.) (RMS value); $\mathrm{T}_{\mathrm{amb}}=25^{\circ} \mathrm{C}$ | -1 | - | +1 | LSB |
| $\mathrm{t}_{\text {COR1 }}$ | clamp correction time to within $\pm 10 \mathrm{mV}$ | $\pm 100 \mathrm{mV}$ black level input variation; clamp capacitor $=4.7 \mathrm{nF}$ | - | - | 300 | ns |
| $\mathrm{t}_{\text {COR2 }}$ | clamp correction time to less than 1 LSB | $\pm 100 \mathrm{mV}$ black level input variation; clamp capacitor $=4.7 \mathrm{nF}$ | - | - | 10 | lines |
| $\mathrm{t}_{\mathrm{W} \text { (CLP) }}$ | clamp pulse width |  | 500 | - | 2000 | ns |
| $\mathrm{CLP}_{\mathrm{E}}$ | channel-to-channel clamp matching |  | -1 | - | +1 | LSB |
| $\mathrm{A}_{\text {off }}$ | code clamp reference | clamp register input $\text { code }=0$ | - | -63.5 | - | LSB |
|  |  | clamp register input $\text { code }=255$ | - | 64 | - | LSB |
|  |  | clamp register input $\text { code }=367$ | - | 120 | - | LSB |
|  |  | clamp register input code $=398$ | - | 136 | - | LSB |

Triple high-speed Analog-to-Digital Converter 110 Msps (ADC)

| SYMBOL | PARAMETER | CONDITIONS | MIN. | TYP. | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Phase-locked loop |  |  |  |  |  |  |
| jpLL(p-p) | long term PLL jitter (peak-to-peak value) | $\begin{aligned} & \hline \mathrm{f}_{\mathrm{CLK}}=110 \mathrm{MHz} \\ & \text { see Table } 13 \end{aligned}$ | - | 0.67 | - | ns |
| DR | divider ratio |  | 100 | - | 4095 |  |
| $\mathrm{f}_{\text {ref }}$ | reference clock frequency range |  | 15 | - | 280 | kHz |
| $\mathrm{f}_{\mathrm{PLL}}$ | output clock frequency range |  | 12 | - | 110 | MHz |
| $\mathrm{t}_{\text {COAST(max) }}$ | maximum coast mode time |  | - | - | 40 | lines |
| $\mathrm{t}_{\text {recap }}$ | PLL recapture time | when coast mode is aborted | - | 3 | - | lines |
| $\mathrm{t}_{\text {cap }}$ | PLL capture time | in start-up conditions | - | - | 5 | ms |
| $\Phi_{\text {step }}$ | phase shift step | $\mathrm{T}_{\mathrm{amb}}=25^{\circ} \mathrm{C}$ | - | 11.25 | - | deg |
| ADCs |  |  |  |  |  |  |
| $\mathrm{f}_{\mathrm{s}}$ | maximum sampling frequency | TDA8752B/8 | 110 | - | - | MHz |
| INL | DC integral non linearity | from IC analog input to digital output; ramp input; $\mathrm{f}_{\mathrm{CLK}}=110 \mathrm{MHz}$ | - | $\pm 0.5$ | $\pm 1.5$ | LSB |
| DNL | DC differential non linearity | from IC analog input to digital output; ramp input; $\mathrm{f}_{\mathrm{CLK}}=110 \mathrm{MHz}$ | - | $\pm 0.5$ | $\pm 1.0$ | LSB |
| ENOB | effective number of bits | from IC analog input to digital output; 10 kHz sine wave input; ramp input; $\mathrm{f}_{\mathrm{CLK}}=110 \mathrm{MHz}$; note 1 | - | 7.4 | - | bits |
| Signal-to-noise ratio |  |  |  |  |  |  |
| S/N | signal-to-noise ratio | maximum gain; $\mathrm{f}_{\mathrm{CLK}}=110 \mathrm{MHz}$ | - | 45 | - | dB |
|  |  | minimum gain; $\mathrm{f}_{\mathrm{CLK}}=110 \mathrm{MHz}$ | - | 44 | - | dB |
| Spurious free dynamic range |  |  |  |  |  |  |
| SFDR | spurious free dynamic range | maximum gain; $\mathrm{f}_{\mathrm{CLK}}=110 \mathrm{MHz}$ | - | 60 | - | dB |
|  |  | minimum gain; $\mathrm{f}_{\mathrm{CLK}}=110 \mathrm{MHz}$ | - | 60 | - | dB |
| Clock timing output (CKADCO, CKBO and CKAO) |  |  |  |  |  |  |
| $\eta_{\text {ext }}$ | ADC clock duty cycle | 100 MHz output | 45 | 50 | 55 | \% |
| $\mathrm{f}_{\text {CLK (max) }}$ | maximum clock frequency |  | 110 | - | - | MHz |
| Clock timing input (CKEXT) |  |  |  |  |  |  |
| $\mathrm{f}_{\mathrm{CLK}(\text { max })}$ | maximum clock frequency |  | 110 | - | - | MHz |
| $\mathrm{t}_{\text {CPH }}$ | clock pulse width HIGH |  | 3.6 | - | - | ns |
| $\mathrm{t}_{\mathrm{CPL}}$ | clock pulse width LOW |  | 4.5 | - | - | ns |

Triple high-speed Analog-to-Digital Converter 110 Msps (ADC)

| SYMBOL | PARAMETER | CONDITIONS | MIN. | TYP. | MAX. | UNIT |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $\mathrm{t}_{\text {d(CLKO) }}$ | delay from CKEXT to <br> CKADCO | INV set to LOW | 9.5 | 10.1 | 10.7 | ns |
|  | INV set to HIGH | - | $10.1+\frac{t_{\mathrm{CLK}}}{2}$ | - | ns |  |
| $\left.\Delta \mathrm{t}-\mathrm{t}_{\mathrm{d}(\text { CLKO }}\right)$ | between samples operated in <br> the same supply and <br> temperature conditions |  | - | 0.1 | 0.3 | ns |

Data timing (see Fig.11); $\mathrm{f}_{\mathrm{CLK}}=\mathbf{1 1 0} \mathbf{~ M H z ; ~} \mathrm{C}_{\mathrm{L}}=\mathbf{1 0} \mathbf{~ p F}$; note 2

| $\mathrm{t}_{\mathrm{d}(\mathrm{s})}$ | sampling delay time | referenced to CKADCO | - | - |  | - |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $\mathrm{t}_{\mathrm{d}(\mathrm{o})}$ | output delay time |  | - | -2 | ns |  |
| $\mathrm{t}_{\mathrm{h}(\mathrm{o})}$ | output hold time |  | 1.5 | 2.3 | -1.5 | ns |

3-state output delay time; (see Fig.12)

| $t_{d Z H}$ | output enable HIGH |  | - | 12 | - | $n$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $t_{d Z L}$ | output enable LOW |  | - | 10 |  | - |
| $t_{d H Z}$ | output disable HIGH |  | - | 50 | $n$ |  |
| $t_{d L Z}$ | output disable LOW |  | - | 65 | - | - |

## PLL clock output

| $\mathrm{V}_{\mathrm{OL}}$ | LOW-level output voltage | $\mathrm{I}_{\mathrm{O}}=1 \mathrm{~mA}$ | - | 0.3 | 0.4 | V |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $\mathrm{~V}_{\mathrm{OH}}$ | HIGH-level output voltage | $\mathrm{I}_{\mathrm{O}}=-1 \mathrm{~mA}$ | 2.4 | 3.5 | - | V |
| $\mathrm{I}_{\mathrm{OL}}$ | LOW-level output current | $\mathrm{V}_{\mathrm{OL}}=0.4 \mathrm{~V}$ | - | 2 | - | mA |
| $\mathrm{I}_{\mathrm{OH}}$ | HIGH-level output current | $\mathrm{V}_{\mathrm{OH}}=2.7 \mathrm{~V}$ | - | -0.4 | - | mA |

## ADC data outputs

| $\mathrm{V}_{\mathrm{OL}}$ | LOW-level output voltage | $\mathrm{I}_{\mathrm{O}}=1 \mathrm{~mA}$ | - | 0 | 0.4 | V |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $\mathrm{~V}_{\mathrm{OH}}$ | HIGH-level output voltage | $\mathrm{I}_{\mathrm{O}}=-1 \mathrm{~mA}$ | 2.4 | $\mathrm{~V}_{\mathrm{CCD}}$ | - | V |
| $\mathrm{I}_{\mathrm{OL}}$ | LOW-level output current | $\mathrm{V}_{\mathrm{OL}}=0.4 \mathrm{~V}$ | - | 2 | - | mA |
| $\mathrm{I}_{\mathrm{OH}}$ | HIGH-level output current | $\mathrm{V}_{\mathrm{OH}}=2.7 \mathrm{~V}$ | - | -0.4 | - | mA |

TTL digital inputs (CKREF, COAST, CKEXT, INV, HSYNC and CLP)

| $\mathrm{V}_{\mathrm{IL}}$ | LOW-level input voltage |  | - | - | 0.8 | V |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $\mathrm{~V}_{\mathrm{IH}}$ | HIGH-level input voltage |  | 2.0 | - | - | V |
| $\mathrm{I}_{\mathrm{IL}}$ | LOW-level input current | $\mathrm{V}_{\mathrm{IL}}=0.4 \mathrm{~V}$ | 400 | - | - | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{IH}}$ | HIGH-level input current | $\mathrm{V}_{\mathrm{IH}}=2.7 \mathrm{~V}$ | - | - | 100 | $\mu \mathrm{~A}$ |
| $\mathrm{Z}_{\mathrm{i}}$ | input impedance |  | - | 4 | - | $\mathrm{k} \Omega$ |
| $\mathrm{C}_{\mathrm{i}}$ | input capacitance |  | - | 4.5 | - | pF |

## 3-wire serial bus

| $\mathrm{t}_{\text {rst }}$ | reset time of the chip before <br> 3-wire communication |  | - | 600 | - | ns |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $\mathrm{t}_{\mathrm{su}}$ | data set-up time |  | - | 100 | - | ns |
| $\mathrm{t}_{\mathrm{h}}$ | data hold time |  | - | 100 | - | ns |

Triple high-speed Analog-to-Digital Converter 110 Msps (ADC)

| SYMBOL | PARAMETER | CONDITIONS | MIN. | TYP. | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathbf{I}^{2} \mathrm{C}$-bus; see note 3 |  |  |  |  |  |  |
| $\mathrm{f}_{\text {SCL }}$ | clock frequency |  | 0 | - | 100 | kHz |
| $\mathrm{t}_{\text {BUF }}$ | time the bus must be free before new transmission can start |  | 4.7 | - | - | $\mu \mathrm{s}$ |
| thd; STA | start condition hold time |  | 4.0 | - | - | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {SU; STA }}$ | start condition set-up time | repeated start | 4.7 | - | - | $\mu \mathrm{s}$ |
| tCKL | LOW-level clock period |  | 4.7 | - | - | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {CKH }}$ | HIGH-level clock period |  | 4.0 | - | - | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {SU; }}{ }^{\text {dat }}$ | data set-up time |  | 250 | - | - | ns |
| thd;DAT | data hold time |  | 0 | - | - | ns |
| $\mathrm{tr}_{\mathrm{r}}$ | SDA and SCL rise time | for $\mathrm{f}_{\text {SCL }}=100 \mathrm{kHz}$ | - | - | 1.0 | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\mathrm{f}}$ | SDA and SCL fall time | for $\mathrm{f}_{\text {SCL }}=100 \mathrm{kHz}$ | - | - | 300 | ns |
| tSU;STOP | stop condition set-up time |  | 4.0 | - | - | $\mu \mathrm{s}$ |
| $\mathrm{C}_{\mathrm{L} \text { (bus) }}$ | capacitive load for each bus line |  | - | - | 400 | pF |

## Notes

1. Effective bits are obtained via a Fast Fourier Transform (FFT) treatment taking 8000 acquisition points per equivalent fundamental period. The calculation takes into account all harmonics and noise up to half clock frequency (NYQUIST frequency). Conversion-to-noise ratio: $\mathrm{S} / \mathrm{N}=\mathrm{EB} \times 6.02+1.76 \mathrm{~dB}$.
2. Output data acquisition is available after the maximum delay time $t_{d(0)}$, which is the time during which the data is available. All the timings are given for a 10 pF capacitive load. A higher load can be used but the timing must then be rechecked.
3. The $\mathrm{I}^{2} \mathrm{C}$-bus timings are given for a frequency of $100 \mathrm{kbit} / \mathrm{s}(100 \mathrm{kHz})$. This bus can be used at a frequency of $400 \mathrm{kbit} / \mathrm{s}(400 \mathrm{kHz})$.

Triple high-speed Analog-to-Digital Converter 110 Msps (ADC)


Fig. 11 Timing diagram.


| c | TEST | SWITCH S1 |
| :---: | :---: | :---: |
| $\pm$ | $t_{\text {dLZ }}$ | $\mathrm{V}_{\text {CCD }}$ |
| $\bigcirc$ | $t_{\text {dZI }}$ | $\mathrm{V}_{\text {CCD }}$ |
|  | $\mathrm{t}_{\mathrm{dHZ}}$ | GND |
|  | $t_{d Z H}$ | GND |

Table 13 Examples of PLL settings and performance; note 1

| VIDEO STANDARDS | $\begin{gathered} \mathbf{f}_{\text {ref }} \\ (\mathbf{k H z}) \end{gathered}$ | $\mathrm{f}_{\mathrm{CLK}}$ <br> (MHz) | N | $\begin{gathered} \mathrm{KO} \\ (\mathrm{MHz} / \mathrm{V}) \end{gathered}$ | $\begin{gathered} C Z \\ (n F) \end{gathered}$ | $\begin{aligned} & C P \\ & (n F) \end{aligned}$ | $\begin{gathered} \mathbf{I}_{\mathbf{P}} \\ (\mu \mathbf{A}) \end{gathered}$ | $\begin{gathered} \mathbf{Z} \\ (k \Omega) \end{gathered}$ | LONG TIME JITTER ${ }^{(2)}$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |  | ps (RMS) | ns (p-p) |
| CGA: $640 \times 200$ | 15.75 | 14.3 | 912 | 15 | 39 | 0.15 | 100 | 8 | 593 | 3.56 |
| VGA: $640 \times 480$ | 31.5 | 25.18 | 800 | 20 | 39 | 0.15 | 200 | 4 | 255 | 1.53 |
| VGA: $640 \times 482$ | 48.07 | 38.4 | 800 | 20 | 39 | 0.15 | 400 | 4 | 173 | 1.04 |
| VESA: $800 \times 600$ (SVGA 72 Hz ) | 48.08 | 50 | 1040 | 35 | 39 | 0.15 | 200 | 4 | 200 | 1.2 |
| VESA: $1024 \times 768$ (XGA 75 Hz ) | 60.02 | 78.75 | 1312 | 50 | 39 | 0.15 | 700 | 2 | 122 | 0.73 |
| SUN: $1152 \times 900$ | 66.67 | 100 | 1500 | 50 | 39 | 0.15 | 400 | 4 | 115 | 0.69 |
| VESA: $1280 \times 1024$ (SXGA 60 Hz$)$ | 63.98 | 108 | 1688 | 50 | 39 | 0.15 | 400 | 4 | 112 | 0.67 |

## Notes

1. Values measured at $\mathrm{V}_{\mathrm{CCA}}=\mathrm{V}_{\mathrm{DDD}}=\mathrm{V}_{\mathrm{CCD}}=\mathrm{V}_{\mathrm{CCO}}=5 \mathrm{~V}$ and $\mathrm{T}_{\mathrm{amb}}=25^{\circ} \mathrm{C}$.
2. PLL long-term time jitter is measured at the end of the video line, where it is at its maximum.

Triple high-speed Analog-to-Digital Converter 110 Msps (ADC)

## APPLICATION INFORMATION



All supply pins have to be decoupled, with two capacitors:
one for high frequencies (approximately 1 nF ) and one for the low frequencies (approximately 100 nF or higher).
If the capacitor $\mathrm{CZ}(39 \mathrm{nF})$ is not available, use a higher one as close as possible of this value.

Fig. 13 Application diagram.

Triple high-speed Analog-to-Digital Converter 110 Msps (ADC)

## PACKAGE OUTLINE

QFP100: plastic quad flat package; 100 leads (lead length 1.95 mm ); body $14 \times 20 \times 2.8 \mathrm{~mm}$ SOT317-2


DIMENSIONS (mm are the original dimensions)

| UNIT | $\begin{gathered} \mathrm{A} \\ \max . \end{gathered}$ | $\mathrm{A}_{1}$ | $\mathrm{A}_{2}$ | $\mathrm{A}_{3}$ | $\mathrm{b}_{\mathrm{p}}$ | c | $D^{(1)}$ | $E^{(1)}$ | e | $\mathrm{H}_{\mathrm{D}}$ | $\mathrm{HE}_{\mathrm{E}}$ | L | $L_{p}$ | v | w | y | $Z_{\text {D }}{ }^{(1)}$ | $\mathrm{Z}_{\mathrm{E}}{ }^{(1)}$ | $\theta$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| mm | 3.20 | $\begin{aligned} & 0.25 \\ & 0.05 \end{aligned}$ | $\begin{aligned} & 2.90 \\ & 2.65 \end{aligned}$ | 0.25 | $\begin{aligned} & 0.40 \\ & 0.25 \end{aligned}$ | $\begin{aligned} & 0.25 \\ & 0.14 \end{aligned}$ | $\begin{aligned} & 20.1 \\ & 19.9 \end{aligned}$ | $\begin{aligned} & \hline 14.1 \\ & 13.9 \end{aligned}$ | 0.65 | $\begin{aligned} & \hline 24.2 \\ & 23.6 \end{aligned}$ | $\begin{aligned} & 18.2 \\ & 176 \end{aligned}$ | 1.95 | $\begin{aligned} & 1.0 \\ & 0.6 \end{aligned}$ | 0.2 | 0.15 | 0.1 | $\begin{aligned} & 0.8 \\ & 0.4 \end{aligned}$ | $\begin{aligned} & 1.0 \\ & 0.6 \end{aligned}$ | $7^{\circ}$ 0 |

Note

1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.

| OUTLINE VERSION | REFERENCES |  |  | EUROPEAN PROJECTION | ISSUE DATE |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | IEC | JEDEC | EIAJ |  |  |
| SOT317-2 |  | MO-112 |  | $\square$ ¢ | $\begin{aligned} & -97-08-01 \\ & 99-12-27 \end{aligned}$ |

Triple high-speed Analog-to-Digital Converter 110 Msps (ADC)

## SOLDERING

## Introduction to soldering surface mount packages

This text gives a very brief insight to a complex technology. A more in-depth account of soldering ICs can be found in our "Data Handbook IC26; Integrated Circuit Packages" (document order number 9398652 90011).

There is no soldering method that is ideal for all surface mount IC packages. Wave soldering is not always suitable for surface mount ICs, or for printed-circuit boards with high population densities. In these situations reflow soldering is often used.

## Reflow soldering

Reflow soldering requires solder paste (a suspension of fine solder particles, flux and binding agent) to be applied to the printed-circuit board by screen printing, stencilling or pressure-syringe dispensing before package placement.

Several methods exist for reflowing; for example, infrared/convection heating in a conveyor type oven. Throughput times (preheating, soldering and cooling) vary between 100 and 200 seconds depending on heating method.

Typical reflow peak temperatures range from
215 to $250^{\circ} \mathrm{C}$. The top-surface temperature of the packages should preferable be kept below $230^{\circ} \mathrm{C}$.

## Wave soldering

Conventional single wave soldering is not recommended for surface mount devices (SMDs) or printed-circuit boards with a high component density, as solder bridging and non-wetting can present major problems.
To overcome these problems the double-wave soldering method was specifically developed.

If wave soldering is used the following conditions must be observed for optimal results:

- Use a double-wave soldering method comprising a turbulent wave with high upward pressure followed by a smooth laminar wave.
- For packages with leads on two sides and a pitch (e):
- larger than or equal to 1.27 mm , the footprint longitudinal axis is preferred to be parallel to the transport direction of the printed-circuit board;
- smaller than 1.27 mm , the footprint longitudinal axis must be parallel to the transport direction of the printed-circuit board.

The footprint must incorporate solder thieves at the downstream end.

- For packages with leads on four sides, the footprint must be placed at a $45^{\circ}$ angle to the transport direction of the printed-circuit board. The footprint must incorporate solder thieves downstream and at the side corners.

During placement and before soldering, the package must be fixed with a droplet of adhesive. The adhesive can be applied by screen printing, pin transfer or syringe dispensing. The package can be soldered after the adhesive is cured.

Typical dwell time is 4 seconds at $250^{\circ} \mathrm{C}$.
A mildly-activated flux will eliminate the need for removal of corrosive residues in most applications.

## Manual soldering

Fix the component by first soldering two diagonally-opposite end leads. Use a low voltage ( 24 V or less) soldering iron applied to the flat part of the lead.
Contact time must be limited to 10 seconds at up to $300^{\circ} \mathrm{C}$.

When using a dedicated tool, all other leads can be soldered in one operation within 2 to 5 seconds between 270 and $320^{\circ} \mathrm{C}$.

Triple high-speed Analog-to-Digital Converter 110 Msps (ADC)

Suitability of surface mount IC packages for wave and reflow soldering methods

| PACKAGE | SOLDERING METHOD |  |
| :--- | :--- | :--- |
|  | WAVE | REFLOW $^{(1)}$ |
| BGA, LFBGA, SQFP, TFBGA | not suitable | suitable |
| HBCC, HLQFP, HSQFP, HSOP, HTQFP, HTSSOP, SMS | not suitable |  |
| PLCC $^{(2)}$, SO, SOJ | suitable |  |
| LQFP, QFP, TQFP | not recommended | suitable |
| SSOP, TSSOP, VSO | suitable |  |
| suitable |  |  |

## Notes

1. All surface mount (SMD) packages are moisture sensitive. Depending upon the moisture content, the maximum temperature (with respect to time) and body size of the package, there is a risk that internal or external package cracks may occur due to vaporization of the moisture in them (the so called popcorn effect). For details, refer to the Drypack information in the "Data Handbook IC26; Integrated Circuit Packages; Section: Packing Methods".
2. These packages are not suitable for wave soldering as a solder joint between the printed-circuit board and heatsink (at bottom version) can not be achieved, and as solder may stick to the heatsink (on top version).
3. If wave soldering is considered, then the package must be placed at a $45^{\circ}$ angle to the solder wave direction. The package footprint must incorporate solder thieves downstream and at the side corners.
4. Wave soldering is only suitable for LQFP, TQFP and QFP packages with a pitch (e) equal to or larger than 0.8 mm ; it is definitely not suitable for packages with a pitch (e) equal to or smaller than 0.65 mm .
5. Wave soldering is only suitable for SSOP and TSSOP packages with a pitch (e) equal to or larger than 0.65 mm ; it is definitely not suitable for packages with a pitch (e) equal to or smaller than 0.5 mm .

Triple high-speed Analog-to-Digital Converter 110 Msps (ADC)

## DEFINITIONS

| Data sheet status |  |
| :--- | :--- |
| Objective specification | This data sheet contains target or goal specifications for product development. |
| Preliminary specification | This data sheet contains preliminary data; supplementary data may be published later. |
| Product specification | This data sheet contains final product specifications. |
| Limiting values | Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or <br> more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation <br> of the device at these or at any other conditions above those given in the Characteristics sections of the specification <br> is not implied. Exposure to limiting values for extended periods may affect device reliability. |
| Application information |  |
| Where application information is given, it is advisory and does not form part of the specification. |  |

## LIFE SUPPORT APPLICATIONS

These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips for any damages resulting from such improper use or sale.

## PURCHASE OF PHILIPS I²C COMPONENTS



Purchase of Philips $I^{2} \mathrm{C}$ components conveys a license under the Philips' $I^{2} \mathrm{C}$ patent to use the components in the $\mathrm{I}^{2} \mathrm{C}$ system provided the system conforms to the $\mathrm{I}^{2} \mathrm{C}$ specification defined by Philips. This specification can be ordered using the code 939839340011.

# Triple high-speed Analog-to-Digital Converter 110 Msps (ADC) 

## Philips Semiconductors - a worldwide company

Argentina: see South America
Australia: 3 Figtree Drive, HOMEBUSH, NSW 2140, Tel. +61 29704 8141, Fax. +61 297048139
Austria: Computerstr. 6, A-1101 WIEN, P.O. Box 213, Tel. +43 160101 1248, Fax. +431601011210
Belarus: Hotel Minsk Business Center, Bld. 3, r. 1211, Volodarski Str. 6, 220050 MINSK, Tel. +375 17220 0733, Fax. +375 172200773
Belgium: see The Netherlands
Brazil: see South America
Bulgaria: Philips Bulgaria Ltd., Energoproject, 15th floor, 51 James Bourchier Blvd., 1407 SOFIA,
Tel. +359268 9211, Fax. +3592689102
Canada: PHILIPS SEMICONDUCTORS/COMPONENTS, Tel. +1 800234 7381, Fax. +1 8009430087
China/Hong Kong: 501 Hong Kong Industrial Technology Centre, 72 Tat Chee Avenue, Kowloon Tong, HONG KONG,
Tel. +852 2319 7888, Fax. +852 23197700
Colombia: see South America
Czech Republic: see Austria
Denmark: Sydhavnsgade 23, 1780 COPENHAGEN V,
Tel. +453329 3333, Fax. +4533293905
Finland: Sinikalliontie 3, FIN-02630 ESPOO,
Tel. +3589615 800, Fax. +35896158 0920
France: 51 Rue Carnot, BP317, 92156 SURESNES Cedex, Tel. +33 14099 6161, Fax. +33 140996427
Germany: Hammerbrookstraße 69, D-20097 HAMBURG,
Tel. +49 402353 60, Fax. +49 4023536300

## Hungary: see Austria

India: Philips INDIA Ltd, Band Box Building, 2nd floor,
254-D, Dr. Annie Besant Road, Worli, MUMBAI 400 025,
Tel. +91 22493 8541, Fax. +91 224930966
Indonesia: PT Philips Development Corporation, Semiconductors Division, Gedung Philips, J. Buncit Raya Kav.99-100, JAKARTA 12510,
Tel. +62 217940040 ext. 2501, Fax. +62 217940080
Ireland: Newstead, Clonskeagh, DUBLIN 14,
Tel. +353 17640 000, Fax. +353 17640200
Israel: RAPAC Electronics, 7 Kehilat Saloniki St, PO Box 18053,
TEL AVIV 61180, Tel. +972 3645 0444, Fax. +972 36491007
Italy: PHILIPS SEMICONDUCTORS, Via Casati, 23-20052 MONZA (MI),
Tel. +39 039203 6838, Fax +39 0392036800
Japan: Philips Bldg 13-37, Kohnan 2-chome, Minato-ku,
TOKYO 108-8507, Tel. +8133740 5130, Fax. +81 337405057
Korea: Philips House, 260-199 Itaewon-dong, Yongsan-ku, SEOUL, Tel. +82 2709 1412, Fax. +82 27091415
Malaysia: No. 76 Jalan Universiti, 46200 PETALING JAYA, SELANGOR, Tel. +60 3750 5214, Fax. +60 37574880
Mexico: 5900 Gateway East, Suite 200, EL PASO, TEXAS 79905,
Tel. +9-5 800234 7381, Fax +9-5 8009430087
Middle East: see Italy

Netherlands: Postbus 90050, 5600 PB EINDHOVEN, Bldg. VB,
Tel. +31 4027 82785, Fax. +31 402788399
New Zealand: 2 Wagener Place, C.P.O. Box 1041, AUCKLAND, Tel. +64 9849 4160, Fax. +64 98497811
Norway: Box 1, Manglerud 0612, OSLO,
Tel. +472274 8000, Fax. +47 22748341
Pakistan: see Singapore
Philippines: Philips Semiconductors Philippines Inc., 106 Valero St. Salcedo Village, P.O. Box 2108 MCC, MAKATI, Metro MANILA, Tel. +63 2816 6380, Fax. +63 28173474
Poland: AI.Jerozolimskie 195 B, 02-222 WARSAW,
Tel. +48 225710 000, Fax. +48 225710001
Portugal: see Spain
Romania: see Italy
Russia: Philips Russia, UI. Usatcheva 35A, 119048 MOSCOW, Tel. +7 095755 6918, Fax. +7 0957556919
Singapore: Lorong 1, Toa Payoh, SINGAPORE 319762,
Tel. +65 350 2538, Fax. +65 2516500
Slovakia: see Austria
Slovenia: see Italy
South Africa: S.A. PHILIPS Pty Ltd., 195-215 Main Road Martindale, 2092 JOHANNESBURG, P.O. Box 58088 Newville 2114,
Tel. +27 11471 5401, Fax. +27 114715398
South America: Al. Vicente Pinzon, 173, 6th floor,
04547-130 SÃO PAULO, SP, Brazil,
Tel. +55 11821 2333, Fax. +55 118212382
Spain: Balmes 22, 08007 BARCELONA,
Tel. +34 93301 6312, Fax. +34 933014107
Sweden: Kottbygatan 7, Akalla, S-16485 STOCKHOLM,
Tel. +46 85985 2000, Fax. +46 859852745
Switzerland: Allmendstrasse 140, CH-8027 ZÜRICH,
Tel. +4114882741 Fax. +4114883263
Taiwan: Philips Semiconductors, 6F, No. 96, Chien Kuo N. Rd., Sec. 1,
TAIPEI, Taiwan Tel. +886 22134 2886, Fax. +886 221342874
Thailand: PHILIPS ELECTRONICS (THAILAND) Ltd.,
209/2 Sanpavuth-Bangna Road Prakanong, BANGKOK 10260,
Tel. +66 2745 4090, Fax. +66 23980793
Turkey: Yukari Dudullu, Org. San. Blg., 2.Cad. Nr. 2881260 Umraniye, ISTANBUL, Tel. +90 216522 1500, Fax. +90 2165221813
Ukraine: PHILIPS UKRAINE, 4 Patrice Lumumba str., Building B, Floor 7, 252042 KIEV, Tel. +380 44264 2776, Fax. +380 442680461
United Kingdom: Philips Semiconductors Ltd., 276 Bath Road, Hayes,
MIDDLESEX UB3 5BX, Tel. +44 208730 5000, Fax. +44 2087548421
United States: 811 East Arques Avenue, SUNNYVALE, CA 94088-3409, Tel. +1 800234 7381, Fax. +18009430087
Uruguay: see South America
Vietnam: see Singapore
Yugoslavia: PHILIPS, Trg N. Pasica 5/v, 11000 BEOGRAD,
Tel. +381 113341 299, Fax.+381 113342553

For all other countries apply to: Philips Semiconductors,
Internet: http://www.semiconductors.philips.com
International Marketing \& Sales Communications, Building BE-p, P.O. Box 218, 5600 MD EINDHOVEN, The Netherlands, Fax. +31 402724825

All rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner.
The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license under patent- or other industrial or intellectual property rights.

PHILIPS

