



November 2, 2004


Q-Band Driver Amplifier



Preliminary Measured Data

Bias Conditions: Vd = 6 V, Id = 168 mA





TGA4042-EPU

Key Features

- Typical Frequency Range: 41 45 GHz
- 18 dBm Nominal P1dB
- 14 dB Nominal Gain
- 17 dB Nominal Return Loss
- On-Chip Power Detector
- Bias 6 V, 168 mA
- 0.25 um 2MI pHEMT Technology
- Chip Dimensions 3.20 x 2.18 x 0.1 mm (0.126 x 0.086 x 0.004) in

Primary Applications

- Point-to-Point Radio
- Military Radar Systems
- Q Band Sat-Com



November 2, 2004

TGA4042-EPU

TABLE I MAXIMUM RATINGS <u>1</u>/

| SYMBOL | PARAMETER | VALUE | NOTES |
|------------------|-----------------------------------|---------------------------|-----------------------|
| Vd | Drain Voltage | 8 V | <u>2/</u> |
| Vg | Gate Voltage Range | -5 TO 0 V | |
| ld | Drain Current | 294 mA | <u>2</u> / <u>3</u> / |
| Ig | Gate Current | 14 mA | <u>3</u> / |
| P _{IN} | Input Continuous Wave Power | 21 dBm | |
| PD | Power Dissipation | 3.3 W | <u>2/ 4</u> / |
| Т _{сн} | Operating Channel Temperature | 150 ⁰ C | <u>5</u> / <u>6</u> / |
| Τ _M | Mounting Temperature (30 Seconds) | 320 ⁰ C | |
| T _{STG} | Storage Temperature | -65 to 150 ⁰ C | |

1/ These ratings represent the maximum operable values for this device.

2/ Combinations of supply voltage, supply current, input power, and output power shall not exceed P_D.

- <u>3</u>/ Total current for the entire MMIC.
- <u>4</u>/ When operated at this bias condition with a base plate temperature of 70 $^{\circ}$ C, the median life is reduced to 1E+6 hrs.
- 5/ Junction operating temperature will directly affect the device median time to failure (MTTF). For maximum life, it is recommended that junction temperatures be maintained at the lowest possible levels.
- <u>6</u>/ These ratings apply to each individual FET.

TABLE II DC PROBE TESTS (Ta = 25 °C, Nominal)

| SYMBOL | PARAMETER | MIN. | TYP. | MAX. | UNITS |
|-------------------------------|-------------------------------|------|------|------|-------|
| I _{DSS,Q1} | Saturated Drain Current | 20 | 57 | 94 | mA |
| G _{M,Q1} | Transconductance | 44 | 75 | 106 | mS |
| V _{BVGS,Q1} | Breakdown Voltage Gate-Source | -30 | -21 | -8 | V |
| V _{BVGD,Q1 & Q3} | Breakdown Voltage Gate-Drain | -30 | -21 | -8 | V |
| V _{P,Q1-Q6} | Pinch-Off Voltage | -1.5 | -1 | -0.5 | V |

Q1& Q2 are 200 um FETs, Q3 & Q4 are 240 um FETs, Q5 & Q6 are 400 um FETs



TABLE III ELECTRICAL CHARACTERISTICS

(Ta = 25 °C, Nominal)

| PARAMETER | TYPICAL | UNITS |
|--|---------|-------|
| Frequency Range | 41 - 45 | GHz |
| Drain Voltage, Vd | 6 | V |
| Drain Current, Id | 168 | mA |
| Gate Voltage, Vg | -0.5 | V |
| Small Signal Gain, S21 | 14 | dB |
| Input Return Loss, S11 | 17 | dB |
| Output Return Loss, S22 | 20 | dB |
| Output Power @ 1 dB Compression Gain, P1dB | 18 | dBm |

TABLE IV THERMAL INFORMATION

| PARAMETER | TEST | Т _{сн} | R _{qJC} | T _M |
|---|---|-------------------|------------------|----------------|
| | CONDITIONS | (^о С) | (°C/W) | (HRS) |
| R _{eJC} Thermal Resistance (channel to backside of carrier) | Vd = 6 V $I_D = 168 mA$ Pdiss = 1.008 W | 92.58 | 22.40 | 2.7E+8 |

Note: Assumes eutectic attach using 1.5 mil 80/20 AuSn mounted to a 20 mil CuMo Carrier at 70°C baseplate temperature. Worst case condition with no RF applied, 100% of DC power is dissipated.




Advance Product Information

November 2, 2004

TGA4042-EPU

Preliminary Measured Data

Bias Conditions: Vd = 6 V, Id = 168 mA, Room Temp.






Advance Product Information

November 2, 2004

TGA4042-EPU

Preliminary Measured Data

Bias Conditions: Vd = 6 V, Id = 168 mA, Room Temp.




Note: Devices designated as EPU are typically early in their characterization process prior to finalizing all electrical and process specifications. Specifications are subject to change without notice

TriQuint Semiconductor Texas: Phone (972)994-8465 Fax (972)994-8504 Email: Info-mmw@tqs.com Web: www.triquint.com



Preliminary Measured Data


Bias Conditions: Vd = 6 V, Id = 168 mA





TGA4042-EPU


Mechanical Drawing




GaAs MMIC devices are susceptible to damage from Electrostatic Discharge. Proper precautions should be observed during handling, assembly and test.



TGA4042-EPU



Chip Assembly Diagram



Power Detector Bias Circuit


Note:

1. With no RF power applied, adjust Rdet until Idet = Icomp (approx 41uA) and record Vdet.

2. Record Vdet as Pout increases. Detector sensitivity at a particular Pout is defined as delta between Vdet at Pout of interest and Vdet with no Pout.

GaAs MMIC devices are susceptible to damage from Electrostatic Discharge. Proper precautions should be observed during handling, assembly and test.





Power Detector performance over temperature



Assembly Process Notes

Reflow process assembly notes:

- Use AuSn (80/20) solder with limited exposure to temperatures at or above 300⁰C (30 seconds max).
- An alloy station or conveyor furnace with reducing atmosphere should be used.
- No fluxes should be utilized.
- Coefficient of thermal expansion matching is critical for long-term reliability.
- Devices must be stored in a dry nitrogen atmosphere.

Component placement and adhesive attachment assembly notes:

- Vacuum pencils and/or vacuum collets are the preferred method of pick up.
- Air bridges must be avoided during placement.
- The force impact is critical during auto placement.
- Organic attachment can be used in low-power applications.
- Curing should be done in a convection oven; proper exhaust is a safety concern.
- Microwave or radiant curing should not be used because of differential heating.
- Coefficient of thermal expansion matching is critical.

Interconnect process assembly notes:

- Thermosonic ball bonding is the preferred interconnect technique.
- Force, time, and ultrasonics are critical parameters.
- Aluminum wire should not be used.
- Maximum stage temperature is 200^oC.

GaAs MMIC devices are susceptible to damage from Electrostatic Discharge. Proper precautions should be observed during handling, assembly and test.