TM124FBK32, TM124FBK32S 1048576 BY 32-BIT TM248GBK32, TM248GBK32S 2097152 BY 32-BIT DYNAMIC RAM MODULES

SMMS664A - DECEMBER 1995 - REVISED JUNE 1996

- Organization
 TM124FBK32...1 048 576 × 32
 TM248GBK32...2 097 152 × 32
- Single 5-V Power Supply
- 72-pin Single In-Line Memory Module (SIMM) for Use With Sockets
- TM124FBK32 Utilizes Eight 4M-Bit Dynamic RAMs (DRAMs) in Plastic Small-Outline J-Lead (SOJ) Packages
- TM248GBK32 Utilizes Sixteen 4M-Bit DRAMs in Plastic SOJ Packages
- Long Refresh Period 16 ms (1024 Cycles)
- All Inputs, Outputs, Clocks Fully TTL Compatible
- 3-State Output
- Common CAS Control for Eight Common Data-In and Data-Out Lines, In Four Blocks
- Extended Data-Out (EDO) Operation With CAS-Before-RAS (CBR), RAS-Only, and Hidden Refresh
- JEDEC First Generation 72-Pin SIMM Pinout

- Presence Detect
- Performance Ranges:

	ACCESS	ACCESS	ACCESS	S EDO
	TIME	TIME	TIME	CYCLE
	^t RAC (MAX)	^t AA (MAX)	tCAC (MIN)	tHPC (MIN)
'124FBK32-60	60 ns	30 ns	15 ns	25 ns
'124FBK32-70	70 ns	35 ns	18 ns	30 ns
'124FBK32-80	80 ns	40 ns	20 ns	35 ns
'248GBK32-60	60 ns	30 ns	15 ns	25 ns
'248GBK32-70	70 ns	35 ns	18 ns	30 ns
'248GBK32-80	80 ns	40 ns	20 ns	35 ns

- Low Power Dissipation
- Operating Free-Air Temperature Range . . . 0°C to 70°C
- Gold-Tabbed Versions Available:†
 - TM124FBK32
 - TM248GBK32
- Tin-Lead- (Solder-) Tabbed Versions Available:
 - TM124FBK32S
 - TM248GBK32S

description

TM124FBK32

The TM124FBK32 is a 4M-byte DRAM organized as four times 1 048 576×8 in a 72-pin leadless SIMM. The SIMM is composed of eight TMS44409, 1 048 576×4 -bit DRAMs, each in a 20/26-lead plastic SOJ package, mounted on a substrate together with decoupling capacitors. Each TMS44409 is described in the TMS44409 data sheet. The TM124FBK32 is available in the single-sided BK leadless module for use with sockets.

TM248GBK32

The TM248GBK32 is a 8M-byte DRAM organized as four times 2 097 152×8 in a 72-pin leadless SIMM. The SIMM is composed of sixteen TMS44409, 1 048 576×4 -bit DRAMs, each in a 20/26-lead plastic SOJ package, mounted on a substrate together with decoupling capacitors. Each TMS44409 is described in the TMS44409 data sheet. The TM248GBK32 is available in the double-sided BK leadless module for use with sockets.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

† Part numbers in this data sheet are for the gold-tabbed version; the information applies to both gold-tabbed and solder-tabbed versions.



TM124FBK32, TM124FBK32S 1048576 BY 32-BIT TM248GBK32, TM248GBK32S 2097152 BY 32-BIT DYNAMIC RAM MODULES

SMMS664A - DECEMBER 1995 - REVISED JUNE 1996

operation

TM124FBK32

The TM124FBK32 operates as eight TMS44409DJs connected as shown in the functional block diagram. Refer to the TMS44409 data sheet for details of operation. The common I/O feature of the TM124FBK32 dictates the use of early write cycles to prevent contention on D and Q.

TM248GBK32

The TM248GBK32 operates as sixteen TMS44409DJs connected as shown in the functional block diagram. Refer to the TMS44409 data sheet for details of operation. The common I/O feature of the TM248GBK32 dictates the use of early write cycles to prevent contention on D and Q.

specifications

Refresh period is extended to 16 ms and, during this period, each of the 1024 rows must be strobed with RAS in order to retain data. A0–A9 address lines must be refreshed every 16 ms as required by the TMS44409 DRAM. CAS can remain high during the refresh sequence to conserve power.


single in-line memory module and components

PC substrate: 1,27 ± 0,1 mm (0.05 inch) nominal thickness; 0.005 inch/inch maximum warpage

Bypass capacitors: Multilayer ceramic

Contact area for TM124FBK32 and TM248GBK32: Nickel plate and gold plate over copper Contact area for TM124FBK32S and TM248GBK32S: Nickel plate and tin-lead over copper






[†] The packages shown here are for pinout reference only and are not drawn to scale.




lemplate Release Date: 7-11-94

functional block diagram (for TM124FBK32 and TM248GBK32, Side 1)





functional block diagram (for TM248GBK32, Side 2)



TM124FBK32, 1 TM248GBK32, 1

TM124FBK32S 1048576 BY 32-BIT



TM124FBK32, TM124FBK32S 1048576 BY 32-BIT TM248GBK32, TM248GBK32S 2097152 BY 32-BIT DYNAMIC RAM MODULES

SMMS664A - DECEMBER 1995 - REVISED JUNE 1996

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Voltage range on any pin (see Note 1) – 1 V to 7	V
Voltage range on V _{CC} (see Note 1) – 1 V to 7	V
Short circuit output current 50 m.	Α
Power dissipation: TM124FBK32, TM124FBK32S 8 V	Ν
TM248GBK32, TM248GBK32S 16 V	Ν
Operating free-air temperature range, T _A 0°C to 70°C	С
Storage temperature range, T _{sto}	С

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

recommended operating conditions

		MIN	NOM	MAX	UNIT
VCC	Supply voltage	4.5	5	5.5	V
VIH	High-level input voltage	2.4		6.5	V
VIL	Low-level input voltage (see Note 2)	- 1		0.8	V
TA	Operating free-air temperature	0		70	°C

NOTE 2: The algebraic convention, where the more negative (less positive) limit is designated as minimum, is used for logic voltage levels only.

electrical characteristics over full ranges of recommended operating conditions (unless otherwise noted)

PARAMETER		TEST CONDITIONS	'124FB	K32-60	'124FBK32-70		'124FBK32-80		UNIT
	PARAMETER	TEST CONDITIONS	MIN	MIN MAX		MIN MAX		MAX	UNII
Vон	High-level output voltage	I _{OH} = - 5 mA	2.4		2.4		2.4		V
V_{OL}	Low-level output voltage	I _{OL} = 4.2 mA		0.4		0.4		0.4	V
lį	Input current (leakage)	$V_I = 0$ to 6.5 V, $V_{CC} = 5$ V, All other pins = 0 to V_{CC}		±10		±10		±10	μΑ
IO	Output current (leakage)	$\frac{V_{O}}{CAS}$ high V_{CC} , $V_{CC} = 5.5 \text{ V}$,		±10		±10		±10	μΑ
I _{CC1}	Read- or write-cycle current (see Note 3)	Minimum cycle, V _{CC} = 5.5 V		840		720		640	mA
las	Standby current	After one memory cycle, RAS and CAS high, V _{IH} =2.4 V (TTL)		16		16		16	mA
ICC1	Standby current	After one memory cycle, RAS and CAS high, VIH = VCC - 0.2 V (CMOS)		8		8		8	IIIA
ICC3	Average refresh current (RAS-only or CBR) (see Note 3)	Minimum cycle, V _{CC} = 5.5 V, RAS cycling, CAS high (RAS-only), RAS low after CAS low (CBR)		840		720		640	mA
ICC4	Average page current (see Note 4)	$\frac{\text{tpC} = \text{minimum}}{\text{RAS low, } \overline{\text{CAS}}}$ cycling		720		640		560	mA

NOTES: 3. Measured with a maximum of one address change while $\overline{RAS} = V_{IL}$.

4. Measured with a maximum of one address change while $\overline{CAS} = V_{IH}$.



NOTE 1: All voltage values are with respect to VSS.

electrical characteristics over full ranges of recommended operating conditions (unless otherwise noted)

PARAMETER		TEST CONDITIONS	'248GB	K32-60	'248GBK32-70		'248GBK32-80		UNIT
	PARAMETER	TEST CONDITIONS	MIN MAX		MIN MAX		MIN	MAX	UNII
Vон	High-level output voltage	I _{OH} = - 5 mA	2.4		2.4		2.4		V
VOL	Low-level output voltage	I _{OL} = 4.2 mA		0.4		0.4		0.4	V
Ц	Input current (leakage)	$V_I = 0$ to 6.5 V, $V_{CC} = 5$ V, All other pins = 0 to V_{CC}		±20		±20		±20	μΑ
IO	Output current (leakage)	$\frac{V_O}{CAS}$ high $\frac{V_{CC}}{V_{CC}} = 5.5 \text{ V},$		±20		±20		±20	μΑ
I _{CC1}	Read- or write-cycle current (see Note 3)	Minimum cycle, V _{CC} = 5.5 V		856		736		656	mA
	Standby current	After one memory cycle, RAS and CAS high, VIH=2.4 V (TTL)		32		32		32	mA
ICC1		After one memory cycle, RAS and CAS high, VIH = VCC - 0.2 V (CMOS)		16		16		16	IIIA
lCC3	Average refresh current (RAS-only or CBR) (see Note 3)	Minimum cycle, V _{CC} = 5.5 V, RAS cycling, CAS high (RAS-only), RAS low after CAS low (CBR)		1680		1440		1280	mA
I _{CC4}	Average EDO current (see Note 4)	$\frac{\text{tpC} = \text{minimum}}{\text{RAS low}, \text{ CAS cycling}}$		736		656		576	mA

NOTES: 3. Measured with a maximum of one address change while $\overline{RAS} = V_{IL}$.

capacitance over recommended ranges of supply voltage and operating free-air temperature f = 1 MHz (see Note 5)

		'124FBK32		'248GBK32		UNIT
		MIN	MAX	MIN	MAX	UNIT
C _{i(A)}	Input capacitance, address inputs		40		80	pF
C _{i(R)}	Input capacitance, RAS		28		28	pF
C _{i(C)}	Input capacitance, CAS		14		28	pF
C _{i(W)}	Input capacitance, write-enable input		56		112	pF
C _{o(DQ)}	Output capacitance on DQ pins		7		14	pF

NOTE 5: V_{CC} equal to 5 V \pm 0.5 V and the bias on pins under test is 0 V.

^{4.} Measured with a maximum of one address change while $\overline{CAS} = V_{IH}$.

TM124FBK32, TM124FBK32S 1048576 BY 32-BIT TM248GBK32, TM248GBK32S 2097152 BY 32-BIT DYNAMIC RAM MODULES

SMMS664A - DECEMBER 1995 - REVISED JUNE 1996

switching characteristics over recommended ranges of supply voltage and operating free-air temperature

PARAMETER		'124FBK32-60 '248GBK32-60		'124FBK32-70 '248GBK32-70		'124FBK32-80 '248GBK32-80		UNIT
			MAX	MIN	MAX	MIN	MAX	
t _{AA}	Access time from column address		30		35		40	ns
tCAC	Access time from CAS low		15		18		20	ns
tRAC	Access time from RAS low		60		70		80	ns
tCPA	Access time from column precharge		35		40		45	ns
tCLZ	CAS to output in the low-impedance state	0		0		0		ns
tREZ	Output disable time after RAS high (see Note 6)	3	15	3	18	3	20	ns
tWEZ	Output disable time after \overline{W} low (see Note 6)	3	15	3	18	3	20	ns

NOTE 6: tREZ and tWEZ are specified when the output is no longer driven.

EDO timing requirements over recommended ranges of supply voltage and operating free-air temperature

		'124FBK32-60 '248GBK32-60		'124FBK32-70 '248GBK32-70				UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
tHPC	Cycle time, EDO page-mode read or write	25		30		35		ns
tPRWC	Cycle time, EDO read-write	80		90		100		ns
tCSH	Hold time, CAS from RAS	50		55		60		ns
^t DOH	Hold time, output from CAS	3		3		3		ns
tCAS	Pulse duration, CAS	10	10000	12	10000	15	10000	ns
tWPE	Pulse duration, \overline{W} (output disable only)	5		5		5		ns
tCP	Precharge time, CAS	5		5		5		ns

timing requirements over recommended range of supply voltage and operating free-air temperature

			'124FBK32-60 '248GBK32-60		BK32-70 '124FBK32-80 '248GBK32-80			UNIT	
		MIN	MAX	MIN	MAX	MIN	MAX		
tRC	Cycle time, random read or write (see Note 7)	110		130		150		ns	
tRWC	Cycle time, read-write	150		175		200		ns	
tRASP	Pulse duration, page-mode, RAS low	60	100 000	70	100 000	80	100 000	ns	
t _{RAS}	Pulse duration, non-page-mode, RAS low	60	10 000	70	10 000	80	10 000	ns	
t _{RP}	Pulse duration, RAS high (precharge)	40		50		60		ns	
twp	Pulse duration, W low	10		10		10		ns	
tRASS	Pulse duration, self-refresh entry from RAS low	100		100		100		μs	
tRPS	Pulse duration, RAS precharge after self-refresh	110		130		150		ns	
tASC	Setup time, column address before CAS low	0		0		0		ns	
t _{ASR}	Setup time, row address before RAS low	0		0		0		ns	
t _{DS}	Setup time, data before CAS low	0		0		0		ns	
t _{RCS}	Setup time, \overline{W} high before \overline{CAS} low	0		0		0		ns	
tCWL	Setup time, W low before CAS high	10		12		15		ns	
tRWL	Setup time, W low before RAS high	10		12		15		ns	
twcs	Setup time, W low before CAS low	0		0		0		ns	
tWRP	Setup time, W high before RAS low (see Note 8)	10		10		10		ns	
^t CAH	Hold time, column address after CAS low	10		15		15		ns	
t _{DH}	Hold time, data after CAS low	10		15		15		ns	
tRAH	Hold time, row address after RAS low	10		10		10		ns	
^t RCH	Hold time, W high after CAS high (see Note 9)	0		0		0		ns	
^t RRH	Hold time, W high after RAS high (see Note 9)	0		0		0		ns	
tWCH	Hold time, W low after CAS low	10		15		15		ns	
twrh	Hold time, W high after RAS low (see Note 8)	10		10		10		ns	
tRHCP	Hold time, RAS high from CAS precharge	35		40		45		ns	
tCHS	Hold time, CAS low after RAS high (self-refresh)	- 50		- 50		- 50		ns	
t _{CHR}	Delay time, RAS low to CAS high (see Note 8)	10		10		10		ns	
tCRP	Delay time, CAS high to RAS low	5		5		5		ns	
tCSR	Delay time, CAS low to RAS low (see Note 8)	5		5		5		ns	
tRAD	Delay time, RAS low to column address (see Note 10)	15	30	15	35	15	40	ns	
t _{RAL}	Delay time, column address to RAS high	30		35		40		ns	
tCAL	Delay time, column address to CAS high	20		25		30		ns	
tRCD	Delay time, RAS low to CAS low (see Note 10)	20	45	20	52	20	60	ns	
tRPC	Delay time, RAS high to CAS low (CBR only)	0		0		0		ns	
tRSH	Delay time, CAS low to RAS high	10		12		15		ns	
tREF	Refresh time interval		16		16		16	ms	
tŢ	Transition time	2	30	2	30	2	30	ns	

NOTES: 7. All cycled times assume $t_T = 5$ ns.

8. CBR refresh only

10. Maximum value specified only to assure access time.




^{9.} Either $t_{\mbox{\scriptsize RRH}}$ or $t_{\mbox{\scriptsize RCH}}$ must be satisfied for a read cycle.

SMMS664A - DECEMBER 1995 - REVISED JUNE 1996

MECHANICAL DATA

BK (R-PSIM-N72)


SINGLE-IN-LINE MEMORY MODULE



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

device symbolization (TM124FBK32 illustrated)



YY = Year Code

MM = Month Code

T = Assembly Site Code

-SS = Speed Code

L = Temperature Range

NOTE: Location of symbolization may vary.



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated