

# TM124FBK32, TM124FBK32S 1048576 BY 32-BIT TM248GBK32, TM248GBK32S 2097152 BY 32-BIT DYNAMIC RAM MODULES

SMMS664A – DECEMBER 1995 – REVISED JUNE 1996

- **Organization**  
TM124FBK32 . . . 1 048 576 × 32  
TM248GBK32 . . . 2 097 152 × 32
- **Single 5-V Power Supply**
- **72-pin Single In-Line Memory Module (SIMM) for Use With Sockets**
- **TM124FBK32 Utilizes Eight 4M-Bit Dynamic RAMs (DRAMs) in Plastic Small-Outline J-Lead (SOJ) Packages**
- **TM248GBK32 Utilizes Sixteen 4M-Bit DRAMs in Plastic SOJ Packages**
- **Long Refresh Period**  
16 ms (1 024 Cycles)
- **All Inputs, Outputs, Clocks Fully TTL Compatible**
- **3-State Output**
- **Common  $\overline{\text{CAS}}$  Control for Eight Common Data-In and Data-Out Lines, In Four Blocks**
- **Extended Data-Out (EDO) Operation With  $\overline{\text{CAS}}$ -Before-RAS (CBR),  $\overline{\text{RAS}}$ -Only, and Hidden Refresh**
- **JEDEC First Generation 72-Pin SIMM Pinout**

- **Presence Detect**
- **Performance Ranges:**

	ACCESS TIME	ACCESS TIME	ACCESS TIME	EDO CYCLE
	t <sub>RAC</sub> (MAX)	t <sub>AA</sub> (MAX)	t <sub>CAC</sub> (MIN)	t <sub>HPC</sub> (MIN)
'124FBK32-60	60 ns	30 ns	15 ns	25 ns
'124FBK32-70	70 ns	35 ns	18 ns	30 ns
'124FBK32-80	80 ns	40 ns	20 ns	35 ns
'248GBK32-60	60 ns	30 ns	15 ns	25 ns
'248GBK32-70	70 ns	35 ns	18 ns	30 ns
'248GBK32-80	80 ns	40 ns	20 ns	35 ns

- **Low Power Dissipation**
- **Operating Free-Air Temperature Range . . . 0°C to 70°C**
- **Gold-Tabbed Versions Available:†**
  - TM124FBK32
  - TM248GBK32
- **Tin-Lead- (Solder-) Tabbed Versions Available:**
  - TM124FBK32S
  - TM248GBK32S

## description

### TM124FBK32

The TM124FBK32 is a 4M-byte DRAM organized as four times 1 048 576 × 8 in a 72-pin leadless SIMM. The SIMM is composed of eight TMS44409, 1 048 576 × 4-bit DRAMs, each in a 20/26-lead plastic SOJ package, mounted on a substrate together with decoupling capacitors. Each TMS44409 is described in the TMS44409 data sheet. The TM124FBK32 is available in the single-sided BK leadless module for use with sockets.

### TM248GBK32

The TM248GBK32 is a 8M-byte DRAM organized as four times 2 097 152 × 8 in a 72-pin leadless SIMM. The SIMM is composed of sixteen TMS44409, 1 048 576 × 4-bit DRAMs, each in a 20/26-lead plastic SOJ package, mounted on a substrate together with decoupling capacitors. Each TMS44409 is described in the TMS44409 data sheet. The TM248GBK32 is available in the double-sided BK leadless module for use with sockets.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

† Part numbers in this data sheet are for the gold-tabbed version; the information applies to both gold-tabbed and solder-tabbed versions.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1996, Texas Instruments Incorporated

# TM124FBK32, TM124FBK32S 1048576 BY 32-BIT TM248GBK32, TM248GBK32S 2097152 BY 32-BIT DYNAMIC RAM MODULES

SMMS664A – DECEMBER 1995 – REVISED JUNE 1996

---

## operation

### TM124FBK32

The TM124FBK32 operates as eight TMS44409DJs connected as shown in the functional block diagram. Refer to the TMS44409 data sheet for details of operation. The common I/O feature of the TM124FBK32 dictates the use of early write cycles to prevent contention on D and Q.

### TM248GBK32

The TM248GBK32 operates as sixteen TMS44409DJs connected as shown in the functional block diagram. Refer to the TMS44409 data sheet for details of operation. The common I/O feature of the TM248GBK32 dictates the use of early write cycles to prevent contention on D and Q.

## specifications

Refresh period is extended to 16 ms and, during this period, each of the 1024 rows must be strobed with  $\overline{\text{RAS}}$  in order to retain data. A0–A9 address lines must be refreshed every 16 ms as required by the TMS44409 DRAM.  $\overline{\text{CAS}}$  can remain high during the refresh sequence to conserve power.

## single in-line memory module and components

PC substrate:  $1,27 \pm 0,1$  mm (0.05 inch) nominal thickness; 0.005 inch/inch maximum warpage

Bypass capacitors: Multilayer ceramic

Contact area for TM124FBK32 and TM248GBK32: Nickel plate and gold plate over copper


Contact area for TM124FBK32S and TM248GBK32S: Nickel plate and tin-lead over copper



TM124FBK32, TM124FBK32S 1048576 BY 32-BIT  
 TM248GBK32, TM248GBK32S 2097152 BY 32-BIT  
 DYNAMIC RAM MODULES

SMMS664A – DECEMBER 1995 – REVISED JUNE 1996

BK SINGLE IN-LINE PACKAGE†  
 (TOP VIEW)



TM124FBK32†  
 (SIDE VIEW)



TM248GBK32†  
 (SIDE VIEW)



PIN NOMENCLATURE

A0–A9	Address Inputs
CAS0, CAS3	Column-Address Strobe
DQ0–DQ31	Data In/Data Out
NC	No Connection
PD1–PD4	Presence Detects
RAS0–RAS3	Row-Address Strobe
VCC	5-V Supply
VSS	Ground
W	Write Enable


PRESENCE DETECT

		PD1 (67)	PD2 (68)	PD3 (69)	PD4 (70)
TM124FBK32	80 ns	VSS	VSS	NC	VSS
	70 ns	VSS	VSS	VSS	NC
	60 ns	VSS	VSS	NC	NC
TM248GBK32	80 ns	NC	NC	NC	VSS
	70 ns	NC	NC	VSS	NC
	60 ns	NC	NC	NC	NC

† The packages shown here are for pinout reference only and are not drawn to scale.


TM124FBK32, TM124FBK32S 1048576 BY 32-BIT  
 TM248GBK32, TM248GBK32S 2097152 BY 32-BIT  
**DYNAMIC RAM MODULES**  
 SMMS664A - DECEMBER 1995 - REVISED JUNE 1996

functional block diagram (for TM124FBK32 and TM248GBK32, Side 1)



TM124FBK32, TM124FBK32S 1048576 BY 32-BIT  
 TM248GBK32, TM248GBK32S 2097152 BY 32-BIT  
 DYNAMIC RAM MODULES  
 SMMS664A - DECEMBER 1995 - REVISED JUNE 1996

functional block diagram (for TM248GBK32, Side 2)



**TM124FBK32, TM124FBK32S 1048576 BY 32-BIT**  
**TM248GBK32, TM248GBK32S 2097152 BY 32-BIT**  
**DYNAMIC RAM MODULES**

SMMS664A – DECEMBER 1995 – REVISED JUNE 1996

**absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†**

Voltage range on any pin (see Note 1)	– 1 V to 7 V
Voltage range on V <sub>CC</sub> (see Note 1)	– 1 V to 7 V
Short circuit output current	50 mA
Power dissipation: TM124FBK32, TM124FBK32S	8 W
TM248GBK32, TM248GBK32S	16 W
Operating free-air temperature range, T <sub>A</sub>	0°C to 70°C
Storage temperature range, T <sub>stg</sub>	– 55°C to 125°C

† Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values are with respect to V<sub>SS</sub>.

**recommended operating conditions**

	MIN	NOM	MAX	UNIT
V <sub>CC</sub> Supply voltage	4.5	5	5.5	V
V <sub>IH</sub> High-level input voltage	2.4		6.5	V
V <sub>IL</sub> Low-level input voltage (see Note 2)	– 1		0.8	V
T <sub>A</sub> Operating free-air temperature	0		70	°C

NOTE 2: The algebraic convention, where the more negative (less positive) limit is designated as minimum, is used for logic voltage levels only.

**electrical characteristics over full ranges of recommended operating conditions (unless otherwise noted)**

PARAMETER	TEST CONDITIONS	'124FBK32-60		'124FBK32-70		'124FBK32-80		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
V <sub>OH</sub> High-level output voltage	I <sub>OH</sub> = – 5 mA	2.4		2.4		2.4		V
V <sub>OL</sub> Low-level output voltage	I <sub>OL</sub> = 4.2 mA		0.4		0.4		0.4	V
I <sub>I</sub> Input current (leakage)	V <sub>I</sub> = 0 to 6.5 V, V <sub>CC</sub> = 5 V, All other pins = 0 to V <sub>CC</sub>		±10		±10		±10	µA
I <sub>O</sub> Output current (leakage)	V <sub>O</sub> = 0 to V <sub>CC</sub> , V <sub>CC</sub> = 5.5 V, CAS high		±10		±10		±10	µA
I <sub>CC1</sub> Read- or write-cycle current (see Note 3)	Minimum cycle, V <sub>CC</sub> = 5.5 V		840		720		640	mA
I <sub>CC1</sub> Standby current	After one memory cycle, RAS and CAS high, V <sub>IH</sub> = 2.4 V (TTL)		16		16		16	mA
	After one memory cycle, RAS and CAS high, V <sub>IH</sub> = V <sub>CC</sub> – 0.2 V (CMOS)		8		8		8	
I <sub>CC3</sub> Average refresh current (RAS-only or CBR) (see Note 3)	Minimum cycle, V <sub>CC</sub> = 5.5 V, RAS cycling, CAS high (RAS-only), RAS low after CAS low (CBR)		840		720		640	mA
I <sub>CC4</sub> Average page current (see Note 4)	t <sub>PC</sub> = minimum, V <sub>CC</sub> = 5.5 V, RAS low, CAS cycling		720		640		560	mA

NOTES: 3. Measured with a maximum of one address change while RAS = V<sub>IL</sub>.  
 4. Measured with a maximum of one address change while CAS = V<sub>IH</sub>.



**TM124FBK32, TM124FBK32S 1048576 BY 32-BIT  
TM248GBK32, TM248GBK32S 2097152 BY 32-BIT  
DYNAMIC RAM MODULES**

SMMS664A – DECEMBER 1995 – REVISED JUNE 1996

**electrical characteristics over full ranges of recommended operating conditions (unless otherwise noted)**

PARAMETER	TEST CONDITIONS	'248GBK32-60		'248GBK32-70		'248GBK32-80		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
V <sub>OH</sub> High-level output voltage	I <sub>OH</sub> = -5 mA	2.4		2.4		2.4		V
V <sub>OL</sub> Low-level output voltage	I <sub>OL</sub> = 4.2 mA		0.4		0.4		0.4	V
I <sub>I</sub> Input current (leakage)	V <sub>I</sub> = 0 to 6.5 V, V <sub>CC</sub> = 5 V, All other pins = 0 to V <sub>CC</sub>		±20		±20		±20	µA
I <sub>O</sub> Output current (leakage)	V <sub>O</sub> = 0 to V <sub>CC</sub> , V <sub>CC</sub> = 5.5 V, CAS high		±20		±20		±20	µA
I <sub>CC1</sub> Read- or write-cycle current (see Note 3)	Minimum cycle, V <sub>CC</sub> = 5.5 V		856		736		656	mA
I <sub>CC1</sub> Standby current	After one memory cycle, R <sub>AS</sub> and C <sub>AS</sub> high, V <sub>IH</sub> = 2.4 V (TTL)		32		32		32	mA
	After one memory cycle, R <sub>AS</sub> and C <sub>AS</sub> high, V <sub>IH</sub> = V <sub>CC</sub> - 0.2 V (CMOS)		16		16		16	
I <sub>CC3</sub> Average refresh current (R <sub>AS</sub> -only or CBR) (see Note 3)	Minimum cycle, V <sub>CC</sub> = 5.5 V, R <sub>AS</sub> cycling, C <sub>AS</sub> high (R <sub>AS</sub> -only), R <sub>AS</sub> low after C <sub>AS</sub> low (CBR)		1680		1440		1280	mA
I <sub>CC4</sub> Average EDO current (see Note 4)	t <sub>PC</sub> = minimum, V <sub>CC</sub> = 5.5 V, R <sub>AS</sub> low, C <sub>AS</sub> cycling		736		656		576	mA

- NOTES: 3. Measured with a maximum of one address change while R<sub>AS</sub> = V<sub>IL</sub>.  
4. Measured with a maximum of one address change while C<sub>AS</sub> = V<sub>IH</sub>.

**capacitance over recommended ranges of supply voltage and operating free-air temperature  
f = 1 MHz (see Note 5)**

		'124FBK32		'248GBK32		UNIT
		MIN	MAX	MIN	MAX	
C <sub>i(A)</sub> Input capacitance, address inputs			40		80	pF
C <sub>i(R)</sub> Input capacitance, R <sub>AS</sub>			28		28	pF
C <sub>i(C)</sub> Input capacitance, C <sub>AS</sub>			14		28	pF
C <sub>i(W)</sub> Input capacitance, write-enable input			56		112	pF
C <sub>o(DQ)</sub> Output capacitance on DQ pins			7		14	pF

NOTE 5: V<sub>CC</sub> equal to 5 V ± 0.5 V and the bias on pins under test is 0 V.



**TM124FBK32, TM124FBK32S 1048576 BY 32-BIT  
 TM248GBK32, TM248GBK32S 2097152 BY 32-BIT  
 DYNAMIC RAM MODULES**

SMMS664A – DECEMBER 1995 – REVISED JUNE 1996

**switching characteristics over recommended ranges of supply voltage and operating free-air temperature**

PARAMETER	'124FBK32-60 '248GBK32-60		'124FBK32-70 '248GBK32-70		'124FBK32-80 '248GBK32-80		UNIT
	MIN	MAX	MIN	MAX	MIN	MAX	
t <sub>AA</sub> Access time from column address	30		35		40		ns
t <sub>CAC</sub> Access time from $\overline{\text{CAS}}$ low	15		18		20		ns
t <sub>RAC</sub> Access time from $\overline{\text{RAS}}$ low	60		70		80		ns
t <sub>CPA</sub> Access time from column precharge	35		40		45		ns
t <sub>CLZ</sub> $\overline{\text{CAS}}$ to output in the low-impedance state	0		0		0		ns
t <sub>REZ</sub> Output disable time after $\overline{\text{RAS}}$ high (see Note 6)	3	15	3	18	3	20	ns
t <sub>WEZ</sub> Output disable time after $\overline{\text{W}}$ low (see Note 6)	3	15	3	18	3	20	ns

NOTE 6: t<sub>REZ</sub> and t<sub>WEZ</sub> are specified when the output is no longer driven.

**EDO timing requirements over recommended ranges of supply voltage and operating free-air temperature**

	'124FBK32-60 '248GBK32-60		'124FBK32-70 '248GBK32-70		'124FBK32-80 '248GBK32-80		UNIT
	MIN	MAX	MIN	MAX	MIN	MAX	
t <sub>HPC</sub> Cycle time, EDO page-mode read or write	25		30		35		ns
t <sub>PRWC</sub> Cycle time, EDO read-write	80		90		100		ns
t <sub>CSH</sub> Hold time, $\overline{\text{CAS}}$ from $\overline{\text{RAS}}$	50		55		60		ns
t <sub>DOH</sub> Hold time, output from $\overline{\text{CAS}}$	3		3		3		ns
t <sub>CAS</sub> Pulse duration, $\overline{\text{CAS}}$	10	10000	12	10000	15	10000	ns
t <sub>WPE</sub> Pulse duration, $\overline{\text{W}}$ (output disable only)	5		5		5		ns
t <sub>CP</sub> Precharge time, $\overline{\text{CAS}}$	5		5		5		ns





TM124FBK32, TM124FBK32S 1048576 BY 32-BIT  
 TM248GBK32, TM248GBK32S 2097152 BY 32-BIT  
 DYNAMIC RAM MODULES

SMMS664A – DECEMBER 1995 – REVISED JUNE 1996

timing requirements over recommended range of supply voltage and operating free-air temperature

		'124FBK32-60 '248GBK32-60		'124FBK32-70 '248GBK32-70		'124FBK32-80 '248GBK32-80		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
t <sub>RC</sub>	Cycle time, random read or write (see Note 7)	110		130		150		ns
t <sub>RWC</sub>	Cycle time, read-write	150		175		200		ns
t <sub>RASP</sub>	Pulse duration, page-mode, $\overline{\text{RAS}}$ low	60	100 000	70	100 000	80	100 000	ns
t <sub>RAS</sub>	Pulse duration, non-page-mode, $\overline{\text{RAS}}$ low	60	10 000	70	10 000	80	10 000	ns
t <sub>RP</sub>	Pulse duration, $\overline{\text{RAS}}$ high (precharge)	40		50		60		ns
t <sub>WP</sub>	Pulse duration, $\overline{\text{W}}$ low	10		10		10		ns
t <sub>RASS</sub>	Pulse duration, self-refresh entry from $\overline{\text{RAS}}$ low	100		100		100		μs
t <sub>RPS</sub>	Pulse duration, $\overline{\text{RAS}}$ precharge after self-refresh	110		130		150		ns
t <sub>ASC</sub>	Setup time, column address before $\overline{\text{CAS}}$ low	0		0		0		ns
t <sub>ASR</sub>	Setup time, row address before $\overline{\text{RAS}}$ low	0		0		0		ns
t <sub>DS</sub>	Setup time, data before $\overline{\text{CAS}}$ low	0		0		0		ns
t <sub>RCS</sub>	Setup time, $\overline{\text{W}}$ high before $\overline{\text{CAS}}$ low	0		0		0		ns
t <sub>CWL</sub>	Setup time, $\overline{\text{W}}$ low before $\overline{\text{CAS}}$ high	10		12		15		ns
t <sub>RWL</sub>	Setup time, $\overline{\text{W}}$ low before $\overline{\text{RAS}}$ high	10		12		15		ns
t <sub>WCS</sub>	Setup time, $\overline{\text{W}}$ low before $\overline{\text{CAS}}$ low	0		0		0		ns
t <sub>WRP</sub>	Setup time, $\overline{\text{W}}$ high before $\overline{\text{RAS}}$ low (see Note 8)	10		10		10		ns
t <sub>CAH</sub>	Hold time, column address after $\overline{\text{CAS}}$ low	10		15		15		ns
t <sub>DH</sub>	Hold time, data after $\overline{\text{CAS}}$ low	10		15		15		ns
t <sub>RAH</sub>	Hold time, row address after $\overline{\text{RAS}}$ low	10		10		10		ns
t <sub>RCH</sub>	Hold time, $\overline{\text{W}}$ high after $\overline{\text{CAS}}$ high (see Note 9)	0		0		0		ns
t <sub>RRH</sub>	Hold time, $\overline{\text{W}}$ high after $\overline{\text{RAS}}$ high (see Note 9)	0		0		0		ns
t <sub>WCH</sub>	Hold time, $\overline{\text{W}}$ low after $\overline{\text{CAS}}$ low	10		15		15		ns
t <sub>WRH</sub>	Hold time, $\overline{\text{W}}$ high after $\overline{\text{RAS}}$ low (see Note 8)	10		10		10		ns
t <sub>RHCP</sub>	Hold time, $\overline{\text{RAS}}$ high from $\overline{\text{CAS}}$ precharge	35		40		45		ns
t <sub>CHS</sub>	Hold time, $\overline{\text{CAS}}$ low after $\overline{\text{RAS}}$ high (self-refresh)	- 50		- 50		- 50		ns
t <sub>CHR</sub>	Delay time, $\overline{\text{RAS}}$ low to $\overline{\text{CAS}}$ high (see Note 8)	10		10		10		ns
t <sub>CRP</sub>	Delay time, $\overline{\text{CAS}}$ high to $\overline{\text{RAS}}$ low	5		5		5		ns
t <sub>CSR</sub>	Delay time, $\overline{\text{CAS}}$ low to $\overline{\text{RAS}}$ low (see Note 8)	5		5		5		ns
t <sub>RAD</sub>	Delay time, $\overline{\text{RAS}}$ low to column address (see Note 10)	15	30	15	35	15	40	ns
t <sub>RAL</sub>	Delay time, column address to $\overline{\text{RAS}}$ high	30		35		40		ns
t <sub>CAL</sub>	Delay time, column address to $\overline{\text{CAS}}$ high	20		25		30		ns
t <sub>RCD</sub>	Delay time, $\overline{\text{RAS}}$ low to $\overline{\text{CAS}}$ low (see Note 10)	20	45	20	52	20	60	ns
t <sub>RPC</sub>	Delay time, $\overline{\text{RAS}}$ high to $\overline{\text{CAS}}$ low (CBR only)	0		0		0		ns
t <sub>RSR</sub>	Delay time, $\overline{\text{CAS}}$ low to $\overline{\text{RAS}}$ high	10		12		15		ns
t <sub>REF</sub>	Refresh time interval		16		16		16	ms
t <sub>T</sub>	Transition time	2	30	2	30	2	30	ns

- NOTES: 7. All cycled times assume t<sub>T</sub> = 5 ns.  
 8. CBR refresh only  
 9. Either t<sub>RRH</sub> or t<sub>RCH</sub> must be satisfied for a read cycle.  
 10. Maximum value specified only to assure access time.




**TM124FBK32, TM124FBK32S 1048576 BY 32-BIT  
 TM248GBK32, TM248GBK32S 2097152 BY 32-BIT  
 DYNAMIC RAM MODULES**

SMMS664A – DECEMBER 1995 – REVISED JUNE 1996

**MECHANICAL DATA**

**BK (R-PSIM-N72)**


**SINGLE-IN-LINE MEMORY MODULE**



4040197/C 4/95

NOTES: A. All linear dimensions are in inches (millimeters).  
 B. This drawing is subject to change without notice.

**device symbolization (TM124FBK32 illustrated)**



YY = Year Code  
 MM = Month Code  
 T = Assembly Site Code  
 -SS = Speed Code  
 L = Temperature Range

NOTE: Location of symbolization may vary.



POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251-1443

## **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

**CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.**

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.