SLOS278D – JANUARY 2000 – REVISED NOVEMBER 2002

- Ideal for Notebook Computers, PDAs, and Other Small Portable Audio Devices
- 2 W Into 4 Ω From 5-V Supply
- 0.6 W Into 4 Ω From 3-V Supply
- Stereo Head Phone Drive
- Mono (BTL) Signal Created by Summing Left and Right Signals
- Wide Power Supply Compatibility 3 V to 5 V
- Meets PC99 Portable Specs (target)
- Low Supply Current
 - 4 mA Typical at 5 V
 - 3.3 mA Typical at 3 V
- Shutdown Control . . . 1 µA Typical
- Shutdown Pin is TTL Compatible
- -40°C to 85°C Operating Temperature Range
- Space-Saving, Thermally-Enhanced MSOP Packaging

description

The TPA0233 is a 2-W mono bridge-tied-load (BTL) amplifier designed to drive speakers with as low as $4-\Omega$ impedance. The mono signal is created by summing left and right inputs. The amplifier can be reconfigured on the fly to drive two stereo single-ended (SE) signals into head phones. This makes the device ideal for use in small notebook computers, PDAs, digital personal audio players, anyplace a mono speaker and stereo headphones are required. From a 5-V supply, the TPA0233 deliver 2 W of power into a 4- Ω speaker.

The gain of the input stage is set by the user-selected input resistor and a 50-k Ω internal feedback resistor (A_V = – R_F/ R_I). The power stage is internally configured with a gain of –1.25 V/V in SE mode, and –2.5 V/V in BTL mode. Thus, the overall gain of the amplifier is 62.5 k Ω / R_I in SE mode and 125 k Ω / R_I in BTL mode. The input terminals are high-impedance CMOS inputs, and can be used as summing nodes.


The TPA0233 is available in the 10-pin thermally-enhanced MSOP package (DGQ) and operates over an ambient temperature range of –40°C to 85°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.






Copyright © 2002, Texas Instruments Incorporated

SLOS278D - JANUARY 2000 - REVISED NOVEMBER 2002

functional block diagram



AVAILABLE OPTIONS

	PACKAGED DEVICES	MOOD
TA	MSOP† (DGQ)	MSOP SYMBOLIZATION
-40°C to 85°C	TPA0233DGQ	AEJ

[†] The DGQ package are available taped and reeled. To order a taped and reeled part, add the suffix R to the part number (e.g., TPA0233DGQR).



SLOS278D - JANUARY 2000 - REVISED NOVEMBER 2002

Terminal Functions

TERMINA	۹L		DECODUCTION
NAME	NO.	1/0	DESCRIPTION
BYPASS	4	I	BYPASS is the tap to the voltage divider for internal mid-supply bias. This terminal should be connected to a 0.1 - μ F to 1 - μ F capacitor.
FILT_CAP	1	Ι	Terminal is used to filter supply.
GND	8		Ground terminal
LIN	9	I	Left-channel input terminal
LO/MO-	10	0	Left-output in SE mode and mono negative output in BTL mode.
RIN	5	Ι	Right-channel input terminal
RO/MO+	6	0	Right-output in SE mode and mono positive output in BTL mode
SHUTDOWN	2	Ι	SHUTDOWN places the entire device in shutdown mode when held low. TTL compatible input.
ST/MN	7	I	Selects between stereo and mono mode. When held high, the amplifier is in SE stereo mode, while held low, the amplifier is in BTL mono mode.
V _{DD}	3	I	V _{DD} is the supply voltage terminal.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage, V _{DD}	
Input voltage range, V _I –0.3 V to V _{DD} +0.3 V	
Continuous total power dissipation internally limited (see Dissipation Rating Table)	
Operating free-air temperature range, T _A (see Table 3) –40°C to 85°C	
Operating junction temperature range, T _J	
Storage temperature range, T _{stg} 65°C to 150°C	
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	
esses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and	

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

DISSIPATION RATING TABLE

PACKAGE	T _A ≤ 25°C	DERATING FACTOR	T _A = 70°C	T _A = 85°C
DGQ	2.14 W‡	17.1 mW/°C	1.37 W	1.11 W

[‡] See the Texas Instruments document, *PowerPAD Thermally Enhanced Package Application Report* (SLMA002), for more information on the PowerPAD[™] package. The thermal data was measured on a PCB layout based on the information in the section entitled *Texas Instruments Recommended Board for PowerPAD* on page 33 of that document.

recommended operating conditions

			MIN	MAX	UNIT
Supply voltage, V _{DD}			2.5	5.5	V
	age, V_{IH} ST/\overline{MN} $V_{DD} = 3 V$ $V_{DD} = 5 V$ SHUTDOWN		2.7		
High-level input voltage, VIH			4.5		V
			2		
	OT ANI	V _{DD} = 3 V		1.65	
Low-level input voltage, VIL	ST/MN V _{DD} = 5 V			2.75	V
	SHUTDOWN			0.8	
Operating free-air temperature, TA			-40	85	°C

PowerPAD is a trademark of Texas Instruments.



electrical characteristics at specified free-air temperature, V_{DD} = 3 V, T_A = 25°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Ivool	Output offset voltage (measured differentially)	$\overline{\text{SHUTDOWN}}$ = 2 V, ST/ $\overline{\text{MN}}$ = 0, R _L = 4 Ω			30	mV
I _{DD}	Supply current	V _{DD} 2.5 V, SHUTDOWN = 2 V		3.3	5	mA
IDD(SD)	Supply current, shutdown mode	SHUTDOWN = 0 V		1	10	μA
II I I Pak local for a compact	$\overline{\text{SHUTDOWN}}, \text{ V}_{\text{DD}} = 3.3 \text{ V}, \qquad \text{ V}_{\text{I}} = 3.3 \text{ V}$			1		
ІІНІ	High-level input current	ST/MN , V_{DD} = 3.3 V, V_{I} = 3.3 V			1	μA
U., I	Law lavel innet compart	$\overline{\text{SHUTDOWN}}, \text{ V}_{\text{DD}} = 3.3 \text{ V}, \qquad \text{ V}_{\text{I}} = 0 \text{ V}$			1	
IIL	Low-level input current	ST/MN , V_{DD} = 3.3 V, V_{I} = 0 V			1	μA
R _F	Feedback resistor	$V_{DD} = 2.5 \text{ V}, \text{ R}_{L} = 4 \Omega, \text{ SHUTDOWN} = 2 \text{ V}, \text{ ST/MN} = 1.375 \text{ V}$	47	50	57	kΩ

operating characteristics, V_DD = 3 V, T_A = 25°C, R_L = 4 Ω

PARAMETER		TEST	MIN	TYP	MAX	UNIT	
Po Output power. See Note 1		THD = 1%,	BTL mode		660		
		THD = 0.1%,	SE mode, $R_L = 32 \Omega$		33		mW
THD + N	Total harmonic distortion plus noise	P _O = 500 mW,	f = 20 Hz to 20 kHz		0.3%		
BOM	Maximum output power bandwidth	Gain = 2,	THD = 2%		20		kHz

NOTE 1: Output power is measured at the output terminals of the device at f = 1 kHz.

electrical characteristics at specified free-air temperature, V_{DD} = 5 V, T_{A} = 25°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
IVOOI	Output offset voltage (measured differentially)	$\overline{\text{SHUTDOWN}}$ = 2 V, ST/ $\overline{\text{MN}}$ = 0, R _L = 4 Ω			30	mV
IDD	Supply current	SHUTDOWN = 2 V		4	7	mA
IDD(SD)	Supply current, shutdown mode	SHUTDOWN = 0 V		1	10	μΑ
		$\overline{\text{SHUTDOWN}}, \text{ V}_{\text{DD}} = 5.5 \text{ V}, \qquad \text{ V}_{\text{I}} = 5.5 \text{ V}$			1	•
ііні	High-level input current	ST/MN , V_{DD} = 5.5 V, V_{I} = 5.5 V			1	μA
U., I		$\overline{\text{SHUTDOWN}}, \text{ V}_{\text{DD}} = 5.5 \text{ V}, \qquad \text{ V}_{\text{I}} = 0 \text{ V}$			1	
1 1∟	Low-level input current	ST/\overline{MN} , $V_{DD} = 5.5 V$, $V_I = 0 V$			1	μA

operating characteristics, V_{DD} = 5 V, T_A = 25°C, R_L = 4 Ω


	PARAMETER		TEST CONDITIONS			MAX	UNIT
		THD = 1%,	BTL mode		2		W
PO Output power, see Note 1	THD = 0.1%,	SE mode, $R_L = 32 \Omega$		92		mW	
THD + N	Total harmonic distortion plus noise	P _O = 1 W,	f = 20 Hz to 20 kHz		0.2%		
BOM	Maximum output power bandwidth	Gain = 2.5,	THD = 2%		20		kHz

NOTE 1: Output power is measured at the output terminals of the device at f = 1 kHz.




Table of Graphs

			FIGURE
	Supply ripple rejection ratio	vs Frequency	1, 2
IDD	Supply current	vs Supply voltage	3
(vs Supply voltage	4, 5
PO	Output power	vs Load resistance	6, 7
	-	vs Frequency	8, 9, 10, 11
THD+N	Total harmonic distortion plus noise	vs Output power	12, 13, 14, 15, 16, 17
V _n	Output noise voltage	vs Frequency	18, 19
	Closed loop response		20, 21
	Crosstalk	vs Frequency	22, 23


























SLOS278D – JANUARY 2000 – REVISED NOVEMBER 2002






SLOS278D – JANUARY 2000 – REVISED NOVEMBER 2002









gain setting via input resistance

The gain of the input stage is set by the user-selected input resistor and a 50-k Ω internal feedback resistor.

However, the power stage is internally configured with a gain of -1.25 V/V in stereo mode, and -2.5 V/V in mono mode. Thus, the feedback resistor (R_F) is effectively 62.5 k Ω in stereo mode and 125 k Ω in mono mode. Therefore, the overall gain can be calculated using equations (1) and (2) stereo.

$$A_{V} = \frac{-125 \text{ k}\Omega}{\text{R}_{I}} \quad (\text{Mono}) \tag{1}$$

$$A_{V} = \frac{-62.5 \text{ k}\Omega}{\text{R}_{I}} \quad \text{(Stereo)}$$


The –3 dB frequency can be calculated using equation 3.

$$f_{-3 \text{ dB}} = \frac{1}{2\pi R_{\rm I} C_{\rm i}}$$
 (3)

If the filter must be more accurate, the value of the capacitor should be increased while the value of the resistor to ground should be decreased. In addition, the order of the filter could be increased.

input capacitor, Ci

In the typical application an input capacitor (C_i), is required to allow the amplifier to bias the input signal to the proper dc level for optimum operation. In this case, C_i and the input resistance of the amplifier, R_i , form a high-pass filter with the corner frequency determined in equation 4.



The value of C_i is important to consider as it directly affects the bass (low frequency) performance of the circuit. Consider the example where R_i is 10 k Ω and the specification calls for a flat bass response down to 40 Hz. Equation 2 is reconfigured as equation 5.

$$C_{i} = \frac{1}{2\pi R_{i} f_{c}}$$
(5)

In this example, C_I is 0.4 μ F so one would likely choose a value in the range of 0.47 μ F to 1 μ F. A further consideration for this capacitor is the leakage path from the input source through the input network (C_i) and the feedback network to the load. This leakage current creates a dc offset voltage at the input to the amplifier that reduces useful headroom, especially in high gain applications. For this reason a low-leakage tantalum or ceramic capacitor is the best choice. When polarized capacitors are used, the positive side of the capacitor should face the amplifier input in most applications as the dc level there is held at V_{DD}/2, which is likely higher than the source dc level. Note that it is important to confirm the capacitor polarity in the application.



power supply decoupling, C(S)

The TPA0233 is a high-performance CMOS audio amplifier that requires adequate power supply decoupling to ensure the output total harmonic distortion (THD) is as low as possible. Power supply decoupling also prevents oscillations for long lead lengths between the amplifier and the speaker. The optimum decoupling is achieved by using two capacitors of different types that target different types of noise on the power supply leads. For higher frequency transients, spikes, or digital hash on the line, a good low equivalent-series-resistance (ESR) ceramic capacitor, typically 0.1 μ F placed as close as possible to the device V_{DD} lead, works best. For filtering lower-frequency noise signals, a larger aluminum electrolytic capacitor of 10 μ F or greater placed near the audio power amplifier is recommended.


midrail bypass capacitor, C(BYP)

The midrail bypass capacitor ($C_{(BYP)}$), is the most critical capacitor and serves several important functions. During start-up or recovery from shutdown mode, $C_{(BYP)}$ determines the rate at which the amplifier starts up. The second function is to reduce noise produced by the power supply caused by coupling into the output drive signal. This noise is from the midrail generation circuit internal to the amplifier, which appears as degraded PSRR and THD+N.

Bypass capacitor (C_(BYP)), values of 0.47- μ F to 1- μ F ceramic or tantalum low-ESR capacitors are recommended for the best THD and noise performance.

output coupling capacitor, C(C)

In the typical single-supply stereo configuration, an output coupling capacitor ($C_{(C)}$) is required to block the dc bias at the output of the amplifier, thus preventing dc currents in the load. As with the input coupling capacitor, the output coupling capacitor and impedance of the load form a high-pass filter governed by equation 6.



The main disadvantage, from a performance standpoint, is the load impedances are typically small, which drives the low-frequency corner higher, degrading the bass response. Large values of $C_{(C)}$ are required to pass low frequencies into the load. Consider the example where a $C_{(C)}$ of 330 μ F is chosen and loads vary from 3 Ω , 4 Ω , 8 Ω , 32 Ω , 10 k Ω , to 47 k Ω . Table 1 summarizes the frequency response characteristics of each configuration.

Table 1. Common Load Im	pedances vs Low Frequencies	uency Output Character	istics in Stereo (SE) Mode

RL	C(C)	Lowest Frequency
3 Ω	330 μF	161 Hz
4 Ω	330 μF	120 Hz
8 Ω	330 μF	60 Hz
32 Ω	330 μF	15 Hz
10,000 Ω	330 μF	0.05 Hz
47,000 Ω	330 μF	0.01 Hz



output coupling capacitor, C(C) (continued)

As Table 1 indicates, most of the bass response is attenuated into a $4-\Omega$ load, an $8-\Omega$ load is adequate, headphone response is good, and drive into line level inputs (a home stereo for example) is exceptional.

Furthermore, the total amount of ripple current that must flow through the capacitor must be considered when choosing the component. As shown in the application circuit, one coupling capacitor must be in series with the mono loudspeaker for proper operation of the stereo-mono switching circuit. For a 4- Ω load, this capacitor must be able to handle about 700 mA of ripple current for a continuous output power of 2 W.

using low-ESR capacitors

Low-ESR capacitors are recommended throughout this applications section. A real (as opposed to ideal) capacitor can be modeled simply as a resistor in series with an ideal capacitor. The voltage drop across this resistor minimizes the beneficial effects of the capacitor in the circuit. The lower the equivalent value of this resistance the more the real capacitor behaves like an ideal capacitor.

bridged-tied load versus single-ended mode

Figure 24 shows a Class-AB audio power amplifier (APA) in a BTL configuration. The TPA0233 BTL amplifier consists of two Class-AB amplifiers driving both ends of the load. There are several potential benefits to this differential drive configuration, but initially consider power to the load. The differential drive to the speaker means that as one side is slewing up, the other side is slewing down, and vice versa. This, in effect, doubles the voltage swing on the load as compared to a ground referenced load. Plugging $2 \times V_{O(PP)}$ into the power equation, where voltage is squared, yields $4 \times$ the output power from the same supply rail and load impedance. See equation 7.

$$V_{(RMS)} = \frac{V_{O(PP)}}{2\sqrt{2}}^{2}$$
Power = $\frac{V_{(RMS)}}{R_{L}}$

$$V_{DD}$$

Figure 24. Bridge-Tied Load Configuration



bridged-tied load versus single-ended mode (continued)

In a typical computer sound channel operating at 5 V, bridging raises the power into an 8- Ω speaker from a singled-ended (SE, ground reference) limit of 250 mW to 1 W. In sound power, that is a 6-dB improvement—which is loudness that can be heard. In addition to increased power, there are frequency response concerns. Consider the single-supply SE configuration shown in Figure 25. A coupling capacitor is required to block the dc offset voltage from reaching the load. These capacitors can be quite large (approximately 33 μ F to 1000 μ F) so they tend to be expensive, heavy, occupy valuable PCB area, and have the additional drawback of limiting low-frequency performance of the system. This frequency limiting effect is due to the high-pass filter network created with the speaker impedance and the coupling capacitance and is calculated with equation 8.

$$f_{\rm C} = \frac{1}{2\pi R_{\rm L} C_{\rm (C)}} \tag{8}$$

For example, a $68-\mu$ F capacitor with an $8-\Omega$ speaker would attenuate low frequencies below 293 Hz. The BTL configuration cancels the dc offsets, which eliminates the need for the blocking capacitors. Low-frequency performance is then limited only by the input network and speaker response. Cost and PCB space are also minimized by eliminating the bulky coupling capacitor.




Figure 25. Single-Ended Configuration and Frequency Response

Increasing power to the load does carry a penalty of increased internal power dissipation. The increased dissipation is understandable considering that the BTL configuration produces 4× the output power of the SE configuration. Internal dissipation versus output power is discussed further in the *crest factor and thermal considerations* section.

single-ended (stereo) operation

In SE (stereo) mode (see Figure 24 and Figure 25), the load is driven from the primary amplifier output for each channel (LO and RO, terminals 6 and 10).

The amplifier switches to single-ended operation when the ST/MN terminal is held high.

input operation

The input allows stereo inputs to be applied to the amplifier. When the ST/MN terminal is held high, the inputs (LIN and RIN) drive the outputs as LO and RO in stereo mode. When the ST/MN terminal is held low, the inputs are surrounded internally to create the mono BTL signal, driving the outputs as MO+ and MO–.



TPA0233 2-W MONO AUDIO POWER AMPLIFIER WITH HEADPHONE DRIVE SLOS278D - JANUARY 2000 - REVISED NOVEMBER 2002

APPLICATION INFORMATION

BTL amplifier efficiency

Class-AB amplifiers are inefficient. The primary cause of inefficiencies is the voltage drop across the output stage transistors. There are two components of the internal voltage drop. One is the headroom or dc voltage drop that varies inversely to output power. The second component is due to the sinewave nature of the output. The total voltage drop can be calculated by subtracting the RMS value of the output voltage from V_{DD}. The internal voltage drop multiplied by the RMS value of the supply current, IDDrms, determines the internal power dissipation of the amplifier.

An easy-to-use equation to calculate efficiency starts out as being equal to the ratio of power from the power supply to the power delivered to the load. To accurately calculate the RMS and average values of power in the load and in the amplifier, the current and voltage waveform shapes must first be understood. See Figure 26.




Figure 26. Voltage and Current Waveforms for BTL Amplifiers

Although the voltages and currents for SE and BTL are sinusoidal in the load, currents from the supply are very different between SE and BTL configurations. In an SE application the current waveform is a half-wave rectified shape, whereas in BTL it is a full-wave rectified waveform. This means RMS conversion factors are different. Keep in mind that for most of the waveform both the push and pull transistors are not on at the same time, which supports the fact that each amplifier in the BTL device only draws current from the supply for half the waveform. The following equations are the basis for calculating amplifier efficiency.

Efficiency of a BTL amplifier =
$$\frac{P_L}{P_{SUP}}$$
 (9)

where

$$P_L = \frac{V_{LRMS}^2}{R_L}$$
, and $V_{LRMS} = \frac{V_P}{\sqrt{2}}$, therefore, $P_L = \frac{V_P^2}{2R_L}$

and
$$P_{SUP} = V_{DD} I_{DD} avg$$
 and $I_{DD} avg = \frac{1}{\pi} \int_0^{\pi} \frac{V_P}{R_L} \sin(t) dt = \frac{1}{\pi} \times \frac{V_P}{R_L} \left[\cos(t) \right]_0^{\pi} = \frac{2V_P}{\pi R_L}$

therefore,

$$\mathsf{P}_{\mathsf{SUP}} = \frac{2\,\mathsf{V}_{\mathsf{DD}}\,\mathsf{V}_{\mathsf{P}}}{\pi\,\mathsf{R}_{\mathsf{L}}}$$

substituting PL and PSUP into equation 9,

Efficiency of a BTL amplifier
$$= \frac{\frac{V_{P}^{2}}{2R_{L}}}{\frac{2V_{DD}V_{P}}{\pi R_{L}}} = \frac{\pi V_{P}}{4V_{DD}}$$

where

$$V_{P} = \sqrt{2 P_{L} R_{L}}$$



BTL amplifier efficiency (continued)

therefore,

$$\eta_{\text{BTL}} = \frac{\pi \sqrt{2 \,\text{P}_{\text{L}} \,\text{R}_{\text{L}}}}{4 \,\text{V}_{\text{DD}}}$$

(10)

 P_L = Power devilered to load P_{SUP} = Power drawn from power supply V_{LRMS} = RMS voltage on BTL load R_L = Load resistance $\label{eq:VP} \begin{array}{l} V_P = \text{Peak voltage on BTL load} \\ I_{DD} avg = \text{Average current drawn from the power supply} \\ V_{DD} = \text{Power supply voltage} \\ \eta_{BTL} = \text{Efficiency of a BTL amplifier} \end{array}$

Table 2 employs equation 10 to calculate efficiencies for four different output power levels. Note that the efficiency of the amplifier is quite low for lower power levels and rises sharply as power to the load is increased, resulting in a nearly flat internal power dissipation over the normal operating range. Note that the internal dissipation at full output power is less than in the half power range. Calculating the efficiency for a specific system is the key to proper power supply design. For a stereo 1-W audio system with 8- Ω loads and a 5-V supply, the maximum draw on the power supply is almost 3.25 W.

Output Power (W)	Efficiency (%)	Peak Voltage (V)	Internal Dissipation (W)
0.25	31.4	2.00	0.55
0.50	44.4	2.83	0.62
1.00	62.8	4.00	0.59
1.25	70.2	4.47†	0.53

Table 2. Efficiency vs Output Power in 5-V, 8-Ω BTL Systems

[†] High peak voltages cause the THD to increase.

A final point to remember about Class-AB amplifiers (either SE or BTL) is how to manipulate the terms in the efficiency equation to utmost advantage when possible. Note that in equation 10, V_{DD} is in the denominator. This indicates that as V_{DD} goes down, efficiency goes up.

crest factor and thermal considerations

Class-AB power amplifiers dissipate a significant amount of heat in the package under normal operating conditions. A typical music CD requires 12 dB to 15 dB of dynamic range, or headroom above the average power output, to pass the loudest portions of the signal without distortion. In other words, music typically has a crest factor between 12 dB and 15 dB. When determining the optimal ambient operating temperature, the internal dissipated power at the average output power level must be used. The TPA0233 data sheet shows that when the TPA0233 is operating from a 5-V supply into a 4- Ω speaker, 4-W peaks are available. Converting watts to dB:

$$P_{dB} = 10 \log \frac{P_W}{P_{ref}} = 10 \log \frac{4 W}{1 W} = 6 dB$$
(11)

Subtracting the headroom restriction to obtain the average listening level without distortion yields

6 dB - 15 dB = -9 dB (15-dB crest factor) 6 dB - 12 dB = -6 dB (12-dB crest factor) 6 dB - 9 dB = -3 dB (9-dB crest factor) 6 dB - 6 dB = 0 dB (6-dB crest factor)6 dB - 3 dB = 3 dB (3-dB crest factor)



crest factor and thermal considerations (continued)

Converting dB back into watts:

$$P_W = 10^{PdB/10} \times P_{ref}$$

- = 63 mW (18-dB crest factor)
- = 125 mW (15-dB crest factor)
- = 250 mW (9-dB crest factor)
- = 500 mW (6-dB crest factor)
- = 1000 mW (3-dB crest factor)
- = 2000 mW (15-dB crest factor)

This is valuable information to consider when attempting to estimate the heat dissipation requirements for the amplifier system. Comparing the absolute worst case, which is 2 W of continuous power output with a 3-dB crest factor, against 12-dB and 15-dB applications drastically affects maximum ambient temperature ratings for the system. Table 3 shows maximum ambient temperatures and TPA0233 internal power dissipation for various output-power levels.

PEAK OUTPUT POWER (W)	AVERAGE OUTPUT POWER	POWER DISSIPATION (W)	MAXIMUM AMBIENT TEMPERATURE
4	2 W (3-dB crest factor)	1.7	-3°C
4	1000 mW (6-dB crest factor)	1.6	6°C
4	500 mW (9-dB crest factor)	1.4	24°C
4	250 mW (12-dB crest factor)	1.1	51°C
4	125 mW (15-dB crest factor)	0.8	78°C
4	63 mW (18-dB crest factor)	0.6	96°C

Table 3. TPA0233 Power Rating, 5-V, 3-Ω, Mono

PEAK OUTPUT POWER (W)	AVERAGE OUTPUT POWER	POWER DISSIPATION (W)	MAXIMUM AMBIENT TEMPERATURE
2.5	1250 mW (3-dB crest factor)	0.55	100°C
2.5	1000 mW (4-dB crest factor)	0.62	94°C
2.5	500 mW (7-dB crest factor)	0.59	97°C
2.5	250 mW (10-dB crest factor)	0.53	102°C

Table 4. TPA0233 Power Rating, 5-V, 8-Ω, Stereo

The maximum dissipated power (P_{Dmax}), is reached at a much lower output power level for an 8- Ω load than for a 4- Ω load. As a result, this simple formula for calculating P_{Dmax} may be used for a 4- Ω application.

$$\mathsf{P}_{\mathsf{Dmax}} = \frac{2\mathsf{V}_{\mathsf{DD}}^2}{\pi^2\mathsf{R}_{\mathsf{I}}}$$

(13)

(12)

However, in the case of a 4- Ω load, the P_{Dmax} occurs at a point well above the normal operating power level. The amplifier may therefore be operated at a higher ambient temperature than required by the P_{Dmax} formula for a 4- Ω load.

The maximum ambient temperature depends on the heat sinking ability of the PCB system. The derating factor for the DGQ package is shown in the dissipation rating table. Converting this to Θ_{JA} :

$$\Theta_{JA} = \frac{1}{\text{Derating Factor}} = \frac{1}{0.0171} = 58.48^{\circ}\text{C/W}$$
 (14)



crest factor and thermal considerations (continued)

To calculate maximum ambient temperatures, first consider that the numbers from the dissipation graphs are per channel so the dissipated power needs to be doubled for two channel operation. Given Θ_{JA} , the maximum allowable junction temperature, and the total internal dissipation, the maximum ambient temperature can be calculated with the following equation. The maximum recommended junction temperature for the TPA0233 is 150°C. The internal dissipation figures are taken from the Power Dissipation vs Output Power graphs.

$$T_A Max = T_J Max - \Theta_{JA} P_D = 150 - 58.48(0.8 \times 2) = 56^{\circ}C (15 - dB crest factor)$$
 (15)

NOTE:

Internal dissipation of 0.8 W is estimated for a 2-W system with 15-dB crest factor per channel.

Tables 3 and 4 show that for some applications no airflow is required to keep junction temperatures in the specified range. The TPA0233 is designed with thermal protection that turns the device off when the junction temperature surpasses 150° C to prevent damage to the IC. Tables 3 and 4 were calculated for maximum listening volume without distortion. When the output level is reduced the numbers in the table change significantly. Also, using 8- Ω speakers dramatically increases the thermal performance by increasing amplifier efficiency.

ST/MN (stereo/mono) operation

The ability of the TPA0233 to easily switch between mono BTL and stereo SE modes is one of its most important cost saving features. This feature eliminates the requirement for an additional headphone amplifier in applications where an internal speaker is driven in BTL mode but external stereo headphone or speakers must be accommodated. When ST/MN is held high, the RIN and LIN inputs drive the output as Lo and Ro in stereo SE mode. When ST/MN is held low, the inputs are summed internally and the output is driven as Mo+ and Mo- in mono BTL mode. Control of the ST/MN input can be from a logic-level CMOS source or, more typically, from a switch-controlled resistor divider network as shown in the functional block diagram.




SLOS278D – JANUARY 2000 – REVISED NOVEMBER 2002

MECHANICAL DATA

DGQ (S-PDSO-G10)

PowerPAD[™] PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion.

D. The package thermal performance may be enhanced by bonding the thermal pad to an external thermal plane. This pad is electrically and thermally connected to the backside of the die and possibly selected leads.

PowerPAD is a trademark of Texas Instruments.



PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	e Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
TPA0233DGQ	ACTIVE	MSOP- Power PAD	DGQ	10	80	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TPA0233DGQG4	ACTIVE	MSOP- Power PAD	DGQ	10	80	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TPA0233DGQR	ACTIVE	MSOP- Power PAD	DGQ	10	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TPA0233DGQRG4	ACTIVE	MSOP- Power PAD	DGQ	10	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.


Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PowerPAD[™] PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

DGQ (S-PDSO-G10)

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at www.ti.com http://www.ti.com.
- E. Falls within JEDEC MO-187 variation BA-T.

PowerPAD is a trademark of Texas Instruments.






THERMAL PAD MECHANICAL DATA DGQ (S-PDSO-G10)

THERMAL INFORMATION

This PowerPAD^{\mathbb{M}} package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. When the thermal pad is soldered directly to the printed circuit board (PCB), the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to a ground or power plane (whichever is applicable), or alternatively, a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For additional information on the PowerPAD package and how to take advantage of its heat dissipating abilities, refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 and Application Brief, PowerPAD Made Easy, Texas Instruments Literature No. SLMA004. Both documents are available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.




NOTE: All linear dimensions are in millimeters

Exposed Thermal Pad Dimensions

LAND PATTERN

DGQ (R-PDSO-G10) PowerPAD™



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002, SLMA004, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <http://www.ti.com>. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.
- F. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
Low Power Wireless	www.ti.com/lpw	Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments Post Office Box 655303 Dallas, Texas 75265

Copyright © 2007, Texas Instruments Incorporated