



# HIGH-EFFICIENCY, MIDRANGE-INPUT, SYNCHRONOUS BUCK CONTROLLER WITH VOLTAGE FEED-FORWARD

## **FEATURES**

•	Operation	Over	4.5-V to	28-V	Input	Range
---	-----------	------	----------	------	-------	-------

- Programmable, Fixed-Frequency, up to 1-MHz, Voltage-Mode Controller
- Predictive Gate Drive<sup>™</sup>
   Anti-Cross-Conduction Circuitry
- <1% Internal 700-mV Reference
- Internal Gate Drive Outputs for High-Side and Synchronous N-Channel MOSFETs
- 16-Pin PowerPAD™ Package
- Thermal Shutdown Protection
- Pre-Bias Compatible
- Power-Stage Shutdown Capability
- Programmable High-Side Sense Short-Circuit Protection

#### **APPLICATIONS**

- Power Modules
- Networking/Telecom
- PCI Express
- Industrial
- Servers


#### **CONTENTS**

Device Ratings	2
Electrical Characteristics	4
Terminal Information	11
Application Information	14
Example Applications	23
References	38

#### DESCRIPTION

The TPS40077 is a midvoltage, wide-input (4.5-V to 28-V), synchronous, step-down controller, offering design flexibility for a variety of user-programmable functions, including soft start, UVLO, operating frequency, voltage feed-forward, and high-side, FET-sensed, short-circuit protection.

#### SIMPLIFIED APPLICATION DIAGRAM



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Predictive Gate Drive, PowerPAD are trademarks of Texas Instruments. All other trademarks are the property of their respective owners.



# **DESCRIPTION (CONTINUED)**

The TPS40077 drives external N-channel MOSFETs using second-generation, predictive-gate drive to minimize conduction in the body diode of the low-side FET and maximize efficiency. Pre-biased outputs are supported by not allowing the low-side FET to turn on until the voltage commanded by the closed-loop soft start is greater than the pre-bias voltage. Voltage feed-forward provides good response to input transients and provides a constant PWM gain over a wide input-voltage operating range to ease compensation requirements. Programmable short-circuit protection provides fault-current limiting and hiccup recovery to minimize power dissipation with a shorted output. The 16-pin PowerPAD package gives good thermal performance and a compact footprint.

#### ORDERING INFORMATION

PACI	PACKAGE			
Plastic HTSSOP (PWP)	Tube	TPS40077PWP		
Plastic HTSSOP (PWP)	Tape and reel	TPS40077PWPR		

#### ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range unless otherwise noted(1)

			TPS40077	UNIT	
		VDD, ILIM	30		
$I_{ m VDD}$	land de la company	COMP, FB, KFF, PGD, LVBP	-0.3 to 6	.,	
	Input voltage range	SW	-0.3 to 40	V	
		SW, transient < 50 ns	-2.5		
		COMP, KFF, RT, SS	-0.3 to 6		
.,	Outrot valtage varian	VBOOST	50		
V <sub>OUT</sub>	Output voltage range	DBP	10.5	V	
		LVBP	6		
	Output current source	LDRV, HDRV	1.5		
l <sub>out</sub>	Output ourrent sink	LDRV, HDRV	2	А	
	Output current sink	KFF	10		
	O. da. d a	RT	1	A	
	Output current	LVBP	1.5	mA	
TJ	Operating junction temporal	erature range	-40 to 125		
T <sub>stg</sub>	Storage temperature		-55 to 150	°C	
	Lead temperature 1,6 m	m (1/16 inch) from case for 10 seconds	260		

<sup>(1)</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### RECOMMENDED OPERATING CONDITIONS

		MIN	NOM MAX	UNIT
$V_{DD}$	Input voltage	4.5	28	V
T <sub>A</sub>	Operating free-air temperature	-40	85	°C

#### **ELECTROSTATIC DISCHARGE (ESD) PROTECTION**

		UNIT
Human body model (HBM)	2000	٧
Charged device model (CDM)	1500	V



# **PACKAGE DISSIPATION RATINGS**

	Thermal Impedance, Junction-to-Ambient <sup>(1)</sup>	T <sub>A</sub> = 25°C Power Rating	T <sub>A</sub> = 85°C Power Rating
Natural convection	37°C/W	2.7 W	1.08 W
150 LFM airflow	30°C/W	3.33 W	1.33 W
250 LFM airflow	28°C/W	3.57 W	1.42 W
500 LFM airflow	26°C/W	3.84 W	1.52 W

<sup>(1)</sup> For more information on the board and the methods used to determine ratings, see the *PowerPAD Thermally Enhanced Package* application report (SLMA002).



# **ELECTRICAL CHARACTERISTICS**

 $T_A = -40^{\circ}C$  to  $85^{\circ}C$ ,  $V_{IN} = 12~V_{dc}$ ,  $R_T = 90.9~k\Omega$ ,  $I_{KFF} = 300~\mu A$ ,  $f_{SW} = 500~kHz$ , all parameters at zero power dissipation (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
INPUT SU	JPPLY					
$V_{VDD}$	Input voltage range, VIN		4.5		28	V
OPERATI	ING CURRENT					
I <sub>VDD</sub>	Quiescent current	Output drivers not switching		2.5	3.5	mA
LVBP						
$V_{LVBP}$	Output voltage	$T_A = T_J = 25^{\circ}C$	3.9	4.2	4.5	V
OSCILLA	TOR/RAMP GENERATOR					
fosc	Accuracy		450	500	550	kHz
$V_{RAMP}$	PWM ramp voltage <sup>(1)</sup>	V <sub>PEAK</sub> – V <sub>VAL</sub>		2		V
V <sub>RT</sub>	RT voltage		2.23	2.4	2.58	V
t <sub>ON</sub>	Minimum output pulse time <sup>(1)</sup>	C <sub>HDRV</sub> = 0 nF			150	ns
	Maximum duty avala	$V_{FB} = 0 \text{ V}, 100 \text{ kHz} \le f_{SW} \le 500 \text{ kHz}$	84%		93%	
	Maximum duty cycle	$V_{FB} = 0 \text{ V}, f_{SW} = 1 \text{ MHz}$	76%		93%	
$V_{KFF}$	Feed-forward voltage		0.35	0.4	0.45	V
I <sub>KFF</sub>	Feed-forward current operating range <sup>(1)</sup>		20		1100	μΑ
SOFT ST	ART					
I <sub>SS</sub>	Charge current		7	12	17	μΑ
t <sub>DSCH</sub>	Discharge time	C <sub>SS</sub> = 3.9 nF	25		75	μs
t <sub>SS</sub>	Soft-start time	$C_{SS}$ = 3.9 nF, $V_{SS}$ rising from 0.7 V to 1.6 V	210	290	500	μs
V	Turn on threshold		310	365	420	
$V_{SSSD}$	Shutdown threshold		225	275	325	mV
V <sub>SSSDH</sub>	Shutdown threshold hysteresis		35		150	
DBP						
W	Outrout valta sia	V <sub>DD</sub> > 10 V	7	8	9	V
$V_{DBP}$	Output voltage	V <sub>DD</sub> = 4.5 V, I <sub>OUT</sub> = 25 mA	4.0	4.3		V
ERROR A	AMPLIFIER					
		$T_J = 25^{\circ}C$	0.698	0.7	0.704	
$V_{FB}$	Feedback regulation voltage total variation	$0^{\circ}\text{C} \leq \text{T}_{\text{J}} \leq 85^{\circ}\text{C}$	0.69	0.7	0.707	V
		$-40^{\circ}\text{C} \le \text{T}_{\text{J}} \le 85^{\circ}\text{C}$	0.69	0.7	0.715	
V <sub>SS</sub>	Soft-start offset from VSS	Offset from V <sub>SS</sub> to error amplifier		1		V
G <sub>BW</sub>	Gain bandwidth		5	10		MHz
A <sub>VOL</sub>	Open loop gain		50			dB
I <sub>SRC</sub>	Output source current		2.5	4.5		A
I <sub>SINK</sub>	Output sink current		2.5	6		mA
I <sub>BIAS</sub>	Input bias current	V <sub>FB</sub> = 0.7 V	-250		0	nA

<sup>(1)</sup> Assured by design. Not production tested.



 $T_A=-40^{\circ}C$  to  $85^{\circ}C,~V_{IN}$  = 12  $V_{dc},~R_T$  = 90.9 kΩ,  $I_{KFF}$  = 300  $\mu A,~f_{SW}$  = 500 kHz, all parameters at zero power dissipation (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
SHORT-CI	RCUIT CURRENT PROTECTION						
I <sub>ILIM</sub>	Current sink into current limit		80	105	125	μΑ	
V <sub>ILIM(ofst)</sub>	Current limit offset voltage (V <sub>SW</sub> – V <sub>ILIM</sub> )	V <sub>ILIM</sub> = 11.5 V, V <sub>VDD</sub> = 12 V	-75	-50	-30	mV	
t <sub>HSC</sub>	Minimum HDRV pulse duration	During short circuit		135	225	ns	
	Propagation delay to output (2)			50		ns	
t <sub>BLANK</sub>	Blanking time <sup>(2)</sup>			50		ns	
t <sub>OFF</sub>	Off time during a fault (SS cycle times)			7		cycles	
V <sub>SW</sub>	Switching level to end precondition $(V_{VDD} - V_{SW})^{(2)}$			2		V	
t <sub>PC</sub>	Precondition time <sup>(2)</sup>				100	ns	
$V_{ILIM}$	Current limit precondition voltage threshold <sup>(2)</sup>			6.8		V	
OUTPUT I	DRIVERS						
t <sub>HFALL</sub>	High-side driver fall time (HDRV – SW) <sup>(2)</sup>	0 0000 = 5		36		ns	
t <sub>HRISE</sub>	High-side driver rise time (HDRV – SW) <sup>(2)</sup>	$C_{HDRV} = 2200 \text{ pF}$		48		ns	
t <sub>HFALL</sub>	High-side driver fall time (HDRV – SW)(2)			72		ns	
t <sub>HRISE</sub>	High-side driver rise time (HDRV – SW) <sup>(2)</sup> $V_{SS} \le 4 \text{ V}$			96		ns	
t <sub>LFALL</sub>	Low-side driver fall time <sup>(2)</sup>	0 0000 5		24		ns	
t <sub>LRISE</sub>	Low-side driver rise time <sup>(2)</sup>	$C_{LDRV} = 2200 \text{ pF}$		48		ns	
t <sub>LFALL</sub>	Low-side driver fall time <sup>(2)</sup>	C <sub>LDRV</sub> = 2200 pF, V <sub>VDD</sub> = 4.5 V,		48		ns	
t <sub>LRISE</sub>	Low-side driver rise time <sup>(2)</sup>	0.2 V ≤ V <sub>SS</sub> ≤ 4 V		96		ns	
	High-level output voltage, HDRV (V <sub>BOOST</sub> – V <sub>HDRV</sub> )	$I_{HDRV} = -0.01 \text{ A}$		0.7	1	.,	
$V_{OH}$		I <sub>HDRV</sub> = -0.1 A		0.95	1.3	V	
	Law law law and a submit walks are LIDDV (V	I <sub>HDRV</sub> = 0.01A		0.06	0.1	V	
$V_{OL}$	Low-level output voltage, HDRV ( $V_{HDRV} - V_{SW}$ )	I <sub>HDRV</sub> = 0.1 A		0.65	1	- V	
	High-level output voltage, LDRV (V <sub>DBP</sub> -	I <sub>LDRV</sub> = -0.01A		0.65	1	- V	
$V_{OH}$	V <sub>LDRV</sub> )	I <sub>LDRV</sub> = -0.1 A		0.875	1.2		
	Landard advantage LDDV	I <sub>LDRV</sub> = 0.01 A		0.03	0.05	.,	
$V_{OL}$	Low-level output voltage, LDRV	I <sub>LDRV</sub> = 0.1 A		0.3	0.5	V	
BOOST RI	EGULATOR						
V <sub>BOOST</sub>	Output voltage	V <sub>DD</sub> = 12 V	15.2	17		V	
UVLO			•				
V <sub>UVLO</sub>	Programmable UVLO threshold voltage	$R_{KFF} = 90.9 \text{ k}\Omega$ , turn-on, $V_{VDD}$ rising	6.2	7.2	8.2		
	Programmable UVLO hysteresis	$R_{KFF} = 90.9 \text{ k}\Omega$	1.1	1.55	2	V	
	Fixed UVLO threshold voltage	Turn-on, V <sub>VDD</sub> rising	4.15	4.3	4.45		
	Fixed UVLO hysteresis		275	365		mV	
POWER G	OOD		"				
$V_{PG}$	Power-good voltage	I <sub>PG</sub> = 1 mA		370	500		
V <sub>OH</sub>	High-level output voltage, FB			770		mV	
V <sub>OL</sub>	Low-level output voltage, FB			630			
	SHUTDOWN		1			-	
	Shutdown temperature threshold <sup>(2)</sup>			165			
	Hysteresis <sup>(2)</sup>			15		°C	
		II.	1			<u> </u>	

<sup>(2)</sup> Assured by design. Not production tested.



#### **TYPICAL CHARACTERISTICS**




Figure 1.




Figure 2.




Figure 3.




Figure 4.






Figure 5.




Figure 6.





Figure 7.




7



4.35

4.30



V<sub>UVLO</sub> - Undervoltage Lockout Threshold - V 4.25 V<sub>UVLO(on)</sub> 4.20 4.15 4.10 4.05 V<sub>UVLO(off)</sub> 4.00 3.95 3.90 -50 -25 50 75 125


**UNDERVOLTAGE LOCKOUT** 

vs JUNCTION TEMPERATURE

Figure 9.

Figure 10.

T<sub>J</sub> – Junction Temperature – °C






Figure 12.






Figure 13.




Figure 15.




Figure 14.

# UNDERVOLTAGE LOCKOUT THRESHOLD vs FEED-FORWARD IMPEDANCE




Figure 16.



# UNDERVOLTAGE LOCKOUT THRESHOLD vs FEED-FORWARD IMPEDANCE




Figure 17.

# UNDERVOLTAGE LOCKOUT THRESHOLD vs FEED-FORWARD IMPEDANCE




Figure 18.

# TYPICAL MAXIMUM DUTY CYCLE vs INPUT VOLTAGE




Figure 19.

#### DBP VOLTAGE vs INPUT VOLTAGE





Figure 20.


V<sub>DBP</sub> - Driver Bypass Voltage - V





#### **DEVICE INFORMATION**

# **Terminal Configuration**



(1) For more information on the PWP package, see the *PowerPAD Thermally Enhanced Package* technical brief (SLMA002).




# **DEVICE INFORMATION (continued)**

# **Table 1. Terminal Functions**

TERMINAL			
NAME NO.		I/O	DESCRIPTION
BOOST	14	I	The peak voltage on BOOST is equal to the SW node voltage plus the voltage present at DBP less the bootstrap diode drop. This drop can be 1.4 V for the internal bootstrap diode or 300 mV for an external Schottky diode. The voltage differential between this pin and SW is the available drive voltage for the high-side FET.
COMP	8	0	Output of the error amplifier, input to the PWM comparator. A feedback network is connected from this pin to the FB pin to compensate the overall loop. The COMP pin is internally clamped to 3.4 V.
DBP	11	0	8-V reference used for the gate drive of the N-channel synchronous rectifier. This pin should be bypassed to ground with a $1-\mu F$ ceramic capacitor.
FB	7	ı	Inverting input to the error amplifier. In normal operation, the voltage on this pin is equal to the internal reference voltage, 0.7 V.
HDRV	13	0	Floating gate drive for the high-side N-channel MOSFET. This pin switches from BOOST (MOSFET on) to SW (MOSFET off).
ILIM	16	I	Short-circuit-protection programming pin. This pin is used to set the short circuit detection threshold. An internal current sink from this pin to ground sets a voltage drop across an external resistor connected from this pin to VDD. The voltage on this pin is compared to the voltage drop $(V_{VDD} - V_{SW})$ across the high side N-channel MOSFET during conduction. Just prior to the beginning of a switching cycle this pin is pulled to approximately VDD/2 and released when SW is within 2 V of $V_{DD}$ or after a timeout (the precondition time), whichever occurs first. Placing a capacitor across the resistor from ILIM to VDD allows the ILIM threshold to decrease during the switch-on time, effectively programming the ILIM blanking time. See <i>Application Information</i> .
KFF	1	ı	A resistor is connected from this pin to VIN programs the amount of feed-forward voltage. The current fed into this pin is internally divided by 25 and used to control the slope of the PWM ramp and program undervoltage lockout. Nominal voltage at this pin is maintained at 400 mV.
LDRV	10	0	Gate drive for the N-channel synchronous rectifier. This pin switches from DBP (MOSFET on) to ground (MOSFET off). For proper operation, the total gate charge of the MOSFET connected to LDRV should be less than 50 nC.
LVBP	3	0	4.2-V reference used for internal device logic only. This pin should be bypassed by a 0.1-μF ceramic capacitor. External loads that are less than 1 mA and electrically quiet may be applied.
PGD	4	0	This is an open drain output that pulls to ground when soft start is active, or when the FB pin is outside a $\pm 10\%$ band around VREF.
PGND	9		Power ground reference for the device. There should be a low-impedance path from this pin to the source(s) of the lower MOSFET(s).
RT	2	ı	A resistor is connected from this pin to ground to set the internal oscillator and switching frequency.
SGND	5		Signal ground reference for the device. Low-level quiet circuitry around the IC should connect to this pin. This pin should be connected to the thermal pad under the IC, and that thermal pad should connect to the PGND pin. Do not allow power currents to flow in the thermal pad or in the SGND part of the ground for best results.
SS	6	I	Soft-start programming pin. A capacitor connected from this pin to GND programs the soft-start time. The capacitor is charged with an internal current source of 12 $\mu$ A. The resulting voltage ramp on the SS pin is used as a second non-inverting input to the error amplifier. The voltage at this error amplifier input is approximately 1 V less than that on the SS pin. Output voltage regulation is controlled by the SS voltage ramp until the voltage on the SS pin reaches the internal offset voltage of 1 V plus the internal reference voltage of 700 mV. I fSS is pulled below 225mV, the device goes into a shutdown state where the power FETSs are turned off and the prebias circuitry is reset. If the programmed UVLO voltage is below 6V, connect a 330k $\Omega$ resistor in parallel with the SS capacitor. Also provides timing for fault recovery attempts.
SW	12	I	This pin is connected to the switched node of the converter. It is used for short-circuit sensing and gate-drive timing information and is the return for the high side driver. A $1.5-\Omega$ resistor is required in series with this pin for protection against substrate current issues.
VDD	15	I	Supply voltage for the device.



#### **FUNCTIONAL BLOCK DIAGRAM**



B0150-01



#### **APPLICATION INFORMATION**

The TPS40077 allows the user to construct synchronous voltage-mode buck converters with inputs ranging from 4.5 V to 28 V and outputs as low as 700 mV. Predictive gate-drive circuitry optimizes switching delays for increased efficiency and improved converter output-power capability. Voltage feed-forward is employed to ease loop compensation for wide-input-range designs and provide better line transient response.

The TPS40077 incorporates circuitry to allow startup into a preexisting output voltage without sinking current from the source of the preexisting output voltage. This avoids damaging sensitive loads at start-up. The controller can be synchronized to an external clock source or can free-run at a user-programmable frequency. An integrated power-good indicator is available for logic (open-drain) output of the condition of the output of the converter.

#### MINIMUM PULSE DURATION

The TPS40077 devices have limitations on the minimum pulse duration that can be used to design a converter. Reliable operation is assured for nominal pulse durations of 150 ns and above. This places some restrictions on the conversion ratio that can be achieved at a given switching frequency. Figure 14 shows minimum output voltage for a given input voltage and frequency.

#### **SLEW RATE LIMIT ON VDD**

The regulator that supplies power for the drivers on the TPS40077 requires a limited rising slew rate on VDD for proper operation if the input voltage is above 10 V. If the slew rate is too great, this regulator can overshoot and damage to the part can occur. To ensure that the part operates properly, limit the slew rate to no more than 0.12 V/ $\mu$ s as the voltage at VDD crosses 8 V. If necessary, an R-C filter can be used on the VDD pin of the device. Connect the resistor from the VDD pin to the input supply of the converter. Connect the capacitor from the VDD pin to PGND. There should not be excessive (more than a 200-mV) voltage drop across the resistor in normal operation. This places some constraints on the R-C values that can be used. Figure 22 is a schematic fragment that shows the connection of the R-C slew rate limit circuit. Equation 1 and Equation 2 give values for R and C that limits the slew rate in the worst case condition.




Figure 22. Limiting the Slew Rate



$$C > \frac{V_{IN} - 8 V}{R \times SR} \tag{1}$$

$$R < \frac{0.2 \text{ V}}{f_{SW} \times Q_{g(TOT)} + I_{DD}}$$
(2)

#### where

- V<sub>VIN</sub> is the final value of the input voltage ramp
- f<sub>SW</sub> is the switching frequency
- Q<sub>o(TOT)</sub> is the combined total gate charge for both upper and lower MOSFETs (from MOSFET data sheet)
- I<sub>IDD</sub> is the TPS40077 input current (3.5 mA maximum)
- SR is the maximum allowed slew rate [12 ×10<sup>4</sup>] (V/s)

### SETTING THE SWITCHING FREQUENCY (PROGRAMMING THE CLOCK OSCILLATOR)

The TPS40077 has independent clock oscillator and PWM ramp generator circuits. The clock oscillator serves as the master clock to the ramp generator circuit. Connecting a single resistor from RT to ground sets the switching frequency of the clock oscillator. The clock frequency is related to  $R_T$  by:

$$R_{T} = \left(\frac{1}{f_{SW}(kHz) \times 17.82 \times 10^{-6}} - 23\right) k\Omega$$
(3)

#### PROGRAMMING THE RAMP GENERATOR CIRCUIT AND UVLO

The ramp generator circuit provides the actual ramp used by the PWM comparator. The ramp generator provides voltage feed-forward control by varying the PWM ramp slope with line voltage, while maintaining a constant ramp magnitude. Varying the PWM ramp directly with line voltage provides excellent response to line variations, because the PWM does not have to wait for loop delays before changing the duty cycle. (See Figure 23).

The PWM ramp must reach approximately 1 V in amplitude during a clock cycle, or the PWM is not allowed to start. The PWM ramp time is programmed via a single resistor ( $R_{KFF}$ ) connected from KFF VDD.  $R_{KFF}$ ,  $V_{START}$ , and  $R_T$  are related by (approximately):

$$R_{KFF} = 0.131 \times R_{T} \times V_{UVLO(on)} - 1.61 \times 10^{-3} \times V_{UVLO(on)}^{2} + 1.886 \times V_{UVLO} - 1.363 - 0.02 \times R_{T} - 4.87 \times 10^{-5} \times R_{T}^{2}$$
(4)

#### where

- $R_T$  and  $R_{KFF}$  are in  $k\Omega$
- V<sub>UVLO(on)</sub> is in V

This yields typical numbers for the programmed startup voltage. The minimum and maximum values may vary up  $\pm 15\%$  from this number. Figure 16 through Figure 18 show the typical relationship of  $V_{UVLO(on)}$ ,  $V_{UVLO(off)}$  and  $R_{KFF}$  at three common frequencies.

The programmable UVLO circuit incorporates 20% hysteresis from the start voltage to the shutdown voltage. For example, if the startup voltage is programmed to be 10 V, the controller starts when  $V_{DD}$  reaches 10 V and shuts down when  $V_{DD}$  falls below 8 V. The maximum duty cycle begins to decrease as the input voltage rises to twice the startup voltage. Below this point, the maximum duty cycle is as specified in the electrical table. Note that with this scheme, the theoretical maximum output voltage that the converter can produce is approximately two times the programmed startup voltage. For design, set the programmed startup voltage equal to or greater than the desired output voltage divided by maximum duty cycle (85% for frequencies 500 kHz and below). For example, a 5-V output converter should not have a programmed startup voltage below 5.9 V. Figure 23 shows the theoretical maximum duty cycle (typical) for various programmed startup voltages






Figure 23. Voltage Feed-Forward and PWM Duty Cycle Waveforms

#### PROGRAMMING SOFT START

TPS40077 uses a closed-loop approach to ensure a controlled ramp on the output during start-up. Soft-start is programmed by connecting an external capacitor ( $C_{SS}$ ) from the SS pin to GND. This capacitor is charged by a fixed current, generating a ramp signal. The voltage on SS is level-shifted down approximately 1 V and fed into a separate noninverting input to the error amplifier. The loop is closed on the lower of the level shifted SS voltage or the 700-mV internal reference voltage. Once the level-shifted SS voltage rises above the internal reference voltage, output-voltage regulation is based on the internal reference. To ensure a controlled ramp-up of the output voltage, the soft-start time should be greater than the L- $C_{OUT}$  time constant or:

$$t_{START} \ge 2\pi \times \sqrt{L \times C_{OUT}}$$
 (5)

Note that there is a direct correlation between  $t_{START}$  and the input current required during start-up. The lower  $t_{START}$  is, the higher the input current required during start-up, because the output capacitance must be charged faster. For a desired soft-start time, the soft-start capacitance,  $C_{SS}$ , can be found from:

$$C_{SS} = t_{SS} \times \frac{I_{SS}}{V_{FB}} \tag{6}$$



#### PROGRAMMING SHORT-CIRCUIT PROTECTION

The TPS40077 uses a two-tier approach for short-circuit protection. The first tier is a pulse-by-pulse protection scheme. Short-circuit protection is implemented on the high-side MOSFET by sensing the voltage drop across the MOSFET when its gate is driven high. The MOSFET voltage is compared to the voltage dropped across a resistor ( $R_{\rm ILIM}$ ) connected from  $V_{\rm VDD}$  to the ILIM pin when driven by a constant-current sink. If the voltage drop across the MOSFET exceeds the voltage drop across the ILIM resistor, the switching pulse is immediately terminated. The MOSFET remains off until the next switching cycle is initiated. This is illustrated in Figure 24.




Figure 24. Switching and Current Limit Waveforms and Timing Relationship

In addition, just prior to the high-side MOSFET turning on, the ILIM pin is pulled down to approximately half of  $V_{VDD}$ . The ILIM pin is allowed to return to its nominal value after one of two events occur. If the SW node rises to within approximately 2 V of  $V_{VDD}$ , the device allows ILIM to go back to its nominal value. This is illustrated in Figure 24(A). T1 is the delay time from the internal PWM signal being asserted and the rise of SW. This includes a driver delay of 50 ns, typical. T2 is the reaction time of the sensing circuit that allows ILIM to start to return to its nominal value, typically 20 ns. The second event that can cause ILIM to return to its nominal value is for an internal timeout to expire. This is illustrated in Figure 24(B) as T3. Here SW never rises to  $V_{VDD} - 2$  V, for whatever reason, and the internal timer times out, releasing the ILIM pin.

Prior to ILIM starting back to its nominal value, overcurrent sensing is not enabled. In normal operation, this ensures that the SW node is at a higher voltage than ILIM when overcurrent sensing starts, avoiding false trips while allowing for a quicker blanking delay than would ordinarily be possible. Placing a capacitor across R<sub>ILIM</sub> sets an exponential approach to the normal voltage at the ILIM pin. This exponential decay of the overcurrent threshold can be used to compensate for ringing on the SW node after its rising edge and to help compensate for slower turn-on FETs. Choosing the proper capacitance requires care. If the capacitance is too large, the voltage at ILIM does not approach the desired overcurrent level quickly enough, resulting in an apparent shift in overcurrent threshold as pulse duration changes. As a general rule, it is best to make the time constant of the R-C at the ILIM pin 0.2 times or less of the nominal pulse duration of the converter as shown in Equation 11.

Also, the comparator that uses ILIM and SW to determine if an overcurrent condition exists has a clamp on its SW input. This clamp makes the SW node never appear to fall more than 1.4 V (approximately, could be as much as 2 V at  $-40^{\circ}$ C) below  $V_{VDD}$ . When ILIM is more than 1.4 V below  $V_{VDD}$ , the overcurrent circuit is effectively disabled.



The second-tier protection incorporates a fault counter. The fault counter is incremented on each cycle with an overcurrent pulse and decremented on a clock cycle without an overcurrent pulse. When the counter reaches seven (7), a fault condition is declared by the controller. When this happens, the outputs are placed in a state defined in Table 2. Seven soft-start cycles are initiated (without activity on the HDRV and LDRV outputs) and the PWM is disabled during this period. The counter is decremented on each soft-start cycle. When the counter is decremented to zero, the PWM is re-enabled and the controller attempts to restart. If the fault has been removed, the output starts up normally. If the output is still present, the counter counts seven overcurrent pulses and re-enters the second-tier fault mode. Refer to Figure 25 for typical fault-protection waveforms.

The minimum short-circuit limit setpoint ( $I_{SCP(min)}$ ) depends on  $t_{START}$ ,  $C_{OUT}$ ,  $V_{OUT}$ , ripple current in inductor ( $I_{RIPPLF}$ ) and the load current at turn-on ( $I_{LOAD}$ ).

$$I_{SCP(min)} > \left(\frac{C_{OUT} \times V_{OUT}}{t_{START}}\right) + I_{LOAD} + \left(\frac{I_{RIPPLE}}{2}\right)$$
(7)

The short-circuit limit programming resistor (R<sub>ILIM</sub>) is calculated from:

$$R_{ILIM} = \frac{I_{SCP} \times R_{DS(onMAX)} + V_{ILIM} (offset)}{I_{ILIM}} \Omega$$
(8)

where

- $I_{ILIM}$  is the current into the ILIM pin (110  $\mu$ A, typical)
- V<sub>ILIM(offset)</sub> is the offset voltage of the ILIM comparator (-50 mV, typical)
- I<sub>SCP</sub> is the short-circuit protection current

To find the range of the overcurrent values, use the following equations:

$$I_{SCP(max)} = \frac{1.09 \times I_{ILIM(max)} \times R_{ILIM} - 0.09 \times R_{VDD} \times I_{R_{VDD}} - 0.045 \text{ V} + 75 \text{ mV}}{R_{DS(ON)min}}$$
(A)
$$I_{SCP(min)} = \frac{1.09 \times I_{ILIM(min)} \times R_{ILIM} - 0.09 \times R_{VDD} \times I_{R_{VDD}} - 0.045 \text{ V} + 30 \text{ mV}}{R_{DS(ON)max}}$$
(A)

The TPS40077 provides short-circuit protection only. Therefore, it is recommended that the minimum short-circuit protection level be placed at least 20% above the maximum output current required from the converter. The maximum output of the converter should be the steady state maximum output plus any transient specification that may exist.

The ILIM capacitor maximum value can be found from:

$$C_{\text{ILIM(max)}} = \frac{V_{\text{OUT}} \times 0.2}{V_{\text{IN}} \times R_{\text{ILIM}} \times f_{\text{SW}}}$$
 (Farads) (11)

Note that this is a recommended maximum value. If a smaller value can be used, it should be. For most applications, consider using half the maximum value above.






Figure 25. Typical Fault Protection Waveforms

#### LOOP COMPENSATION

Voltage-mode, buck-type converters are typically compensated using Type III networks. Because the TPS40077 uses voltage feed-forward control, the gain of the voltage feed-forward circuit must be included in the PWM gain. The gain of the voltage feed-forward circuit, combined with the PWM circuit and power stage for the TPS40077 is:

$$K_{PWM} \cong V_{UVLO(on)}$$

The remainder of the loop compensation is performed as in a normal buck converter. Note that the voltage feed-forward circuitry removes the input voltage term from the expression for PWM gain. PWM gain is strictly a function of the programmed startup voltage.

#### SHUTDOWN AND SEQUENCING

The TPS40077 can be shut down by pulling the SS pin below 250 mV. In this state, both of the output drivers are in the low-output state, turning off both of the power FETs. This places the output of the converter in a high-impedance state. When shutting down the converter, a crisp pulldown of the SS pin is preferred to a slow pulldown. A slow pulldown could allow the output to be pulled low, possibly sinking current from the load. As a general rule of thumb, the fall time of SS when shutting down the converter should be no more than 1/10th of the control loop crossover frequency. An example of a shutdown interface is shown in Figure 26.






Figure 26. TPS40077 Shutdown

In a similar manner, power supplies based on the TPS40077 can be sequenced by connecting the PGD pin of the first supply to come up to the SS pin of the second supply as shown in Figure 27.




Figure 27. TPS40077 Sequencing

#### **BOOST AND LVBP BYPASS CAPACITANCE**

The BOOST capacitance provides a local, low-impedance flying source for the high-side driver. The BOOST capacitor should be a good-quality, high-frequency capacitor. A capacitor with a minimum value of 100-nF is suggested.

The LVBP pin must provide energy for both the synchronous MOSFET and the high-side MOSFET (via the BOOST capacitor). The suggested value for this capacitor is  $1-\mu F$  ceramic, minimum.



#### INTERNAL REGULATORS

The internal regulators are linear regulators that provide controlled voltages for the drivers and the internal circuitry to operate from. The DBP pin is connected to a nominal 8-V regulator that provides power for the driver circuits to operate from. This regulator has two modes of operation. At  $V_{DD}$  voltages below 8.5 V, the regulator is in a low-dropout mode of operation and tries to provide as little impedance as possible from VDD to DBP. Above 10 V at  $V_{DD}$ , the regulator regulates DBP to 8 V. Between these two voltages, the regulator remains in the state it was in when  $V_{DD}$  entered this region (see Figure 20). Small amounts of current can be drawn from this pin for other circuit functions, as long as power dissipation in the controller device remains at acceptable levels and junction temperature does not exceed 125°C.

The LVBP pin is connected to another internal regulator that provides 4.2-V (nom) for the operation of low-voltage circuitry in the controller. This pin can be used for other circuit purposes, but extreme care must be taken to ensure that no extra noise is coupled onto this pin, since controller performance suffers. Current draw is not to exceed 1 mA. See Figure 21 for typical output voltage at this pin.

#### **TPS40077 POWER DISSIPATION**

The power dissipation in the TPS40077 is largely dependent on the MOSFET driver currents and the input voltage. The driver current is proportional to the total gate charge, Qg, of the external MOSFETs. Driver power (neglecting external gate resistance) can be calculated from:

$$P_D = Q_a \times V_{DR} \times f_{SW}$$
 (Watts/driver)

where V<sub>DR</sub> is the driver output voltage

The total power dissipation in the TPS40077, assuming the same MOSFET is selected for both the high-side and synchronous rectifier is described in Equation 14 or Equation 15.

$$P_{T} = \left(\frac{2 \times P_{D}}{V_{DR}} + I_{Q}\right) \times V_{IN} \quad \text{(Watts)}$$
(14)

or

$$P_{T} = (2 \times Q_{g} \times f_{SW} + I_{Q}) \times V_{IN}$$
 (Watts) (15)

where I<sub>O</sub> is the quiescent operating current (neglecting drivers)

The maximum power capability of the TPS40077 PowerPAD package is dependent on the layout as well as air flow. The thermal impedance from junction to air assuming 2-oz. copper trace and thermal pad with solder and no air flow is 37°C/W. See the application report titled *PowerPAD Thermally Enhanced Package* (SLMA002) for detailed information on PowerPAD package mounting and usage.

The maximum allowable package power dissipation is related to ambient temperature by Equation 16. For  $\theta_{JA}$ , see the Package Dissipation Ratings table.

$$P_{T} = \frac{T_{J} - T_{A}}{\theta_{JA}}$$
 (Watts) (16)

Substituting Equation 16 into Equation 15 and solving for  $f_{SW}$  yields the maximum operating frequency for the TPS40077. The result is described in Equation 17.

$$f_{SW} = \frac{\left(\left[\frac{(T_J - T_A)}{(\theta_{JA} \times V_{DD})}\right] - I_Q\right)}{\left(2 \times Q_g\right)} \quad (Hz)$$



#### **BOOST DIODE**

The TPS40077 series has internal diodes to charge the boost capacitor connected from SW to BOOST. The drop across these diodes is rather large, 1.4 V nominal, at room temperature. If this drop is too large for a particular application, an external diode may be connected from DBP (anode) to BOOST (cathode). This provides significantly improved gate drive for the high-side FET, especially at lower input voltages.

#### **GROUNDING AND BOARD LAYOUT**

The TPS40077 provides separate signal ground (SGND) and power ground (PGND) pins. Care should be given to proper separation of the circuit grounds. Each ground should consist of a plane to minimize its impedance, if possible. The high-power *noisy* circuits such as the output, synchronous rectifier, MOSFET driver decoupling capacitor (DBP), and the input capacitor should be connected to PGND plane.

Sensitive nodes such as the FB resistor divider and RT should be connected to the SGND plane. The SGND plane should only make a single-point connection to the PGND plane. It is suggested that the SGND pin be tied to the copper area for the thermal pad underneath the chip. Tie the PGND to the thermal-pad copper area as well, and make the connection to the power circuit ground from the PGND pin. Reference the output voltage divider to the SGND pin.

Component placement should ensure that bypass capacitors (LVPB and DBP) are located as close as possible to their respective power and ground pins. Also, sensitive circuits such as FB, RT and ILIM should not be located near high dv/dt nodes such as HDRV, LDRV, BOOST, and the switch node (SW). Failure to follow careful layout practices results in suboptimal operation. More detailed information can be found in the TPS40077EVM User's Guide (SLUUxxx).

#### SYNCHRONOUS RECTIFIER CONTROL

Table 2 describes the state of the rectifier MOSFET control under various operating conditions.

SYNCHRONOUS RECTIFIER OPERATION DURING FAUI T (FAULT RECOVERY IS SAME **OVERVOLTAGE** SOFT-START **NORMAL** AS SOFT-START) Turns OFF only at start of next Off until first high-side pulse is Turns off at the start of a new cycle only if the pulse width OFF detected, then on when high-side cycle. Turns on when the modulator duty cycle is greater MOSFET is off high-side MOSFET is turned off than zero. Otherwise, stays ON

**Table 2. Synchronous Rectifier MOSFET States** 

For proper operation, the total gate charge of the MOSFET connected to LDRV should be less than 50 nC.



# APPLICATION 1: BUCK REGULATOR 8-V TO 16-V INPUT, 1.8-V OUTPUT AT 10 A

# **Table 3. Specifications**

	PARAMETER	NOTES AND CONDITIONS	MIN	NOM	MAX	UNITS
INPUT CHA	RACTERSTICS					
V <sub>IN</sub>	Input voltage		8	12	16	V
I <sub>IN</sub>	Input current	V <sub>IN</sub> = NOM, I <sub>OUT</sub> = MAX	-	1.8	2	Α
	No-load input current	V <sub>IN</sub> = NOM, I <sub>OUT</sub> = 0 A		62.6	3.6	mA
V <sub>IN_UVLO</sub>	Input UVLO	I <sub>OUT</sub> = MIN to MAX	5.4	6	6.6	V
V <sub>IN_ONV</sub>	Input ONV	I <sub>OUT</sub> = MIN to MAX	6.3	7	7.7	V
OUTPUT C	HARACTERSTICS					
V <sub>OUT</sub>	Output voltage	V <sub>IN</sub> = NOM, I <sub>OUT</sub> = NOM	1.75	1.8	1.85	V
	Line regulation <sup>(1)</sup>	V <sub>IN</sub> = MIN to MAX, I <sub>OUT</sub> = NOM			0.5%	
	Load regulation <sup>(1)</sup>	V <sub>IN</sub> = NOM, I <sub>OUT</sub> = MIN to MAX			0.5%	
V <sub>OUT_ripple</sub>	Output voltage ripple	V <sub>IN</sub> = NOM, I <sub>OUT</sub> = MAX			100	mVpp
I <sub>OUT</sub>	Output current	V <sub>IN</sub> = MIN to MAX	0	5	10	Α
I <sub>OCP</sub>	Output overcurrent inception point	V <sub>IN</sub> = NOM, V <sub>OUT</sub> = V <sub>OUT</sub> - 5%	12.25	19.4	34	Α
V <sub>OVP</sub>	Output OVP	I <sub>OUT</sub> = MIN to MAX	NA	NA	NA	
Transient r	esponse					
ΔΙ	Load step	$I_{OUT\_Max}$ to $0.2 \times I_{OUT\_Max}$		8		Α
	Load slew rate			10		A/μs
	Overshoot			200		mV
	Settling time			1		ms
SYSTEM C	HARACTERSTICS					
f <sub>SW</sub>	Switching frequency		240	300	360	kHz
$\eta_{pk}$	Peak efficiency	V <sub>IN</sub> = NOM, I <sub>OUT</sub> = MIN to MAX		90%		
η	Full-load efficiency	V <sub>IN</sub> = NOM, I <sub>OUT</sub> = MAX		90%		
T <sub>op</sub>	Operating temperature range	V <sub>IN</sub> = MIN to MAX, I <sub>OUT</sub> = MIN to MAX	-40	25	85	°C
MECHANIC	AL CHARACTERSTICS		,			
L	Width			2		Inches
W	Length			3		Inches
h	Component height			0.41		Inch

<sup>(1)</sup> Voltage accuracy is dependent on resistor tolerance and reference accuracy. Line and load regulation are calculated with respect to the actual set point voltage.



# **Schematic and Performance Curves**




Figure 28. Schematic Diagram




Figure 29. Module Efficiency, 8 V, 12 V, and 16 V In, 0 to 10 A Out






Figure 30. Bode Plot Showing 57° Phase Margin at Crossover Frequency of 54 kHz

### **Component Selection**

#### **Power Train Components**

#### **Output Inductor, LOUT**

The output inductor is one of the most important components to select. It stores the energy necessary to keep the output regulated when the switch FET is turned off. The value of the output inductor dictates the peak and RMS currents in the converter. These currents are important when selecting other components. Equation (1) can be used to calculate a value for LOUT for this module which operates at a switching frequency (f) of 300 kHz.

$$LOUT = \frac{V_{OUT}}{V_{IN(max)}} \times \frac{V_{IN(max)} - V_{OUT}}{f_s \times I_{RIPPLE}}$$
(18)

 $I_{RIPPLE}$  is the allowable ripple in the inductor.. Select  $I_{RIPPLE}$  to be between 20% and 30% of maximum  $I_{OUT}$ . For this design  $I_{RIPPLE}$  of 2.5A was selected. Calculated LOUT is 2.13 $\mu$  H. A standard inductor with value of 2.5 H was chosen. This will reduce  $I_{RIPPLE}$  by about 17% to 2.07 A.

This I<sub>RIPPLE</sub> value can be used calculate the rms and peak current flowing in LOUT. Note that this peak current is also seen by the switching FET and synchronous rectifier.

$$I_{LOUT\_RMS} = \sqrt{I_{OUT}^2 + \frac{I_{RIPPLE}^2}{12}} = 10.02 A$$
 (19)

The power loss from the selected inductor DCR is 357 mW. The ac core loss for this Coilcraft inductor may be found from the Coilcraft web site, where there is a loss calculator. The loss is 179 mW.

$$I_{PK} = I_{OUT} + \frac{I_{RIPPLE}}{2} = 11.03 \text{ A}$$
 (20)

The inductor is selected with a saturation current higher than this current plus the current that is developed charging the output capacitance during the soft-start interval.



#### **Output Capacitor, COUT, ELCO and MLCC**

Several parameters must be considered when selecting the output capacitor. The capacitance value should be selected based on the output overshoot,  $V_{OVER}$ , and undershoot,  $V_{UNDER}$ , during a transient load,  $I_{STEP}$ , on the converter. The equivalent series resistance (ESR) is chosen to allow the converter meet the output ripple specification,  $V_{RIPPLE}$ . The voltage rating must be greater than the maximum output voltage. Another parameter to consider is equivalent series inductance, which is important in fast-transient load situations. Also, size and technology can be factors when choosing the output capacitor. In this design, a large-capacitance electrolytic type capacitor, COUT ELCO, is used to meet the overshoot and undershoot specifications. Its ESR is chosen to meet the output ripple specification. Smaller multiple-layer ceramic capacitors, COUT MLCC, are used to filter high-frequency noise.

The minimum required capacitance and maximum ESR can be calculated using the following equations.

$$COUT = \frac{LOUT \times I_{STEP}^{2}}{2 \times V_{UNDER} \times D_{max} \times (V_{IN} - V_{OUT})}$$
(21)

$$COUT = \frac{LOUT \times I_{STEP}^{2}}{2 \times V_{OVER} \times V_{OUT}}$$
(22)

$$ESR = \frac{V_{RIPPLE}}{I_{RIPPLE}}$$
(23)

From Equation 21, Equation 22, and Equation 23, the capacitance for COUT should be greater than 444  $\mu$ F, and its ESR should be less than 12 m $\Omega$ . The 470- $\mu$ F/6.3-V capacitor from Panasonic's FC series was chosen. Its ESR is 160 m $\Omega$ . MLCCs of 47  $\mu$ F and 22  $\mu$ F/16 V are also added in parallel to achieve the required ESR and to reduce high-frequency noise.

#### Input Capacitor, CIN ELCO and MLCC

The input capacitor is selected to handle the ripple current of the buck stage. Also a relatively large capacitance is used to keep the ripple voltage on the supply line low. This is especially important where the supply line has high impedance. It is recommended however, that the supply line impedance be kept as low as possible.

The input capacitor ripple current can be calculated using Equation 24.

$$I_{CAP(RMS)} = \sqrt{\left[\left(I_{OUT} - I_{IN(AVG)}\right)^2 + \frac{I_{RIPPLE}^2}{12}\right]} \times D + I_{IN(AVG)}^2 \times (1 - D)$$
(24)

 $I_{IN(AVG)}$  is the average input current. This is calculated simply by multiplying the output dc current by the duty cycle. The ripple current in the input capacitor is 3.3 A. An 1812 MLCC using X5R material has a typical dissipation factor of 5%. For a 22  $\mu$ F capacitor at 300 kHz, the ESR is approximately 4 m $\Omega$ . Two capacitors are used in parallel, so the power dissipation in each capacitor is less than 11 mW.

A 470-μF/16-V electrolytic is added to maintain the voltage on the input rail.

## Switching MOSFET, QSW

The following key parameters must be met by the selected MOSFET.

- Drain source voltage, V<sub>ds</sub>, must be able to withstand the input voltage plus spikes that may be on the switching node. For this design a V<sub>ds</sub> rating of 30 volts is recommended.
- Drain current, In, at 25 C, must be greater than that calculated using Equation 25.

$$I_{QSW(RMS)} = \sqrt{\frac{V_{OUT}}{V_{IN(MIN)}}} \times \left[I_{OUT(MAX)}^2 + \frac{I_{RIPPLE}^2}{12}\right]$$
(25)

- With the parameters specified the calculation of I<sub>qsw</sub>(RMS) should be greater than 5 A.
- Gate source voltage, V<sub>gs</sub>, must be able to withstand the gate voltage from the control IC. For the TPS40077 this is 11V.



Once the above boundary parameters are defined the next step in selecting the switching MOSFET is to select the key performance parameters. Efficiency will be the performance characteristic which will drive the other selection criteria. Target efficiency for this design is 90%. Based on 1.8V output and 10A this equates to a power loss in the converter of 1.8W. Based on this figure a target of 0.6W dissipated in the switching FET was chosen.

The following equations can be used to calculate the power loss, P<sub>OSW</sub>, in the switching MOSFET.

$$P_{QSW} = P_{CON} + P_{SW} + P_{GATE}$$
 (26)

$$P_{CON} = R_{DS(on)} \times I_{QSW(RMS)}^{2} = R_{DS(on)} \times \frac{V_{OUT}}{V_{IN}} \times \left[I_{out}^{2} + \frac{I_{RIPPLE}^{2}}{12}\right]$$
(27)

$$P_{SW} = V_{IN} \times f_{S} \times \left[ \frac{\left(I_{OUT} + \frac{I_{RIPPLE}}{2}\right) \times \left(Q_{gs1} + Q_{gd}\right)}{I_{g}} + \frac{Q_{OSS(SW)} + Q_{OSS(SR)}}{12} \right]$$
(28)

$$P_{GATE} = Q_{g(TOT)} \times V_g \times f_{SW}$$
(29)

#### where

 $P_{CON}$  = conduction losses

P<sub>SW</sub> = switching losses

 $P_{GATE}$  = gate-drive losses

Q<sub>ad</sub> = drain-source charge or Miller charge

Q<sub>as1</sub> = gate-source post-threshold charge

 $I_a$  = gate-drive current

Q<sub>OSS(SW)</sub> = switching MOSFET output charge

Q<sub>OSS(SR)</sub> = synchronous MOSFET output charge

 $Q_{q(TOT)}$  = total gate charge from zero volts to the gate voltage

V<sub>q</sub> = gate voltage

If the total estimated loss is split evenly between conduction and switching losses, Equation 27 and Equation 28 yield preliminary values for  $R_{DS(on)}$  and  $(Q_{gs1} + Q_{gd})$ . Note output losses due to  $Q_{OSS}$  and gate losses have been ignored here. Once a MOSFET is selected these parameters can be added.

The switching MOSFET for this design should have an  $R_{DS(on)}$  of less than 8 m $\mu$ . The sum of  $Q_{gd}$  and  $Q_{gs}$  should be approximately 4 nC.

It may not always be possible to get a MOSFET which meets both these criteria, so a compromise may be necessary. Also, by selecting different MOSFETs close to these criteria and calculating power loss, the final selection can be made. It was found that the Si7860DP MOSFET from Vishay semiconductor gave reasonable results. This device has an  $R_{DS(on)}$  of 8 m $\Omega$  and a  $(Q_{gs1}+Q_{gd})$  of 5 nC. The estimated conduction losses are 0.115 W and the switching losses are 0.276 W. This gives a total estimated power loss of 0.391 W versus 0.6 W for our initial boundary condition. Note this does not include gate losses of approximately 71 mW and output losses of 20 mW.

#### Rectifier MOSFET, QSR

Similar criteria to the foregoing can be used for the rectifier MOSFET. There is one significant difference, due to the body diode conducting the rectifier MOSFET switches with zero voltage across its drain and source, so effectively with zero switching losses. However, there are some losses in the body diode. These are minimized by reducing the delay time between the transition from the switching MOSFET turnoff to rectifier MOSFET turnon and vice-versa. The TPS40077 incorporates TI's proprietary predictive gate drive (PGD), which helps reduce these delays to around 10 ns.

The equations used to calculate the losses in the rectifier MOSFET are:

$$P_{QSR} = P_{CON} + P_{BD} + P_{GATE}$$
(30)



$$P_{CON} = R_{DS(on)} \times \left[1 - \frac{V_{OUT}}{V_{IN}} - (t_1 + t_2) \times f_S\right] \times \left[I_{out}^2 + \frac{I_{RIPPLE}^2}{12}\right]$$
(31)

$$P_{BD} = V_{f} \times I_{OUT} \times (t_{1} + t_{2}) \times f_{S}$$
(32)

$$P_{GATE} = Q_{g(TOTAL)} \times V_g \times \times f_S$$
(33)

#### where

P<sub>BD</sub> = body diode losses

 $t_1$  = body diode conduction prior to turnon of channel = 12 ns for PGD

t<sub>2</sub> = body diode conduction after turnoff of channel = 12 ns for PGD

 $V_f$  = body diode forward voltage

Estimating the body diode losses based on a forward voltage of 1 V gives 0.072 W. The gate losses are unknown at this time, so assume 0.1-W gate losses. This leaves 0.428 W for conduction losses. Using this figure a target  $R_{DS(on)}$  of 5 m $\Omega$  was calculated.

The Si7336ADP from Vishay was chosen. Using the parameters from its data sheet, the actual expected power losses are calculated. Conduction loss is 0.317 W, body diode loss is 0.072 W and the gate loss is 0.136W. This totals 0.525 W associated with the rectifier MOSFET.

Two other criteria should be verified before finalizing on the rectifier MOSFET. One is the requirement to ensure that predictive gate drive functions correctly. The turnoff delay of the Si7336ADP is 97 ns. The minimum turnoff delay of the Si7860DP is 25 ns. Together these devices meet the 130 ns requirement.

Secondly, the ratio between  $C_{gs}$  and  $C_{gd}$  should be greater than 1. The SI7836ADP easily meet this criterion. This helps reduce the risk of dv/dt-induced turnon of the rectifier MOSFET. If this is likely to be a problem, a small resistor may be added in series with the boost capacitor, CBOOST.

#### Component Selection for TPS40077

#### Timing Resistor, R<sub>T</sub>

The timing resistor is calculated using the following equation.

$$R_{T} = \frac{1}{f_{S} \times 17.82 \times 10^{-6}} - 23 \tag{34}$$

This gives a resistor value of 165 k $\Omega$ . The nominal frequency using this resistor is 300 kHz.

#### Feed-Forward and UVLO Resistor, RKEE

A resistor connected to the KFF pin of the IC feeds into the ramp generator. This resistor provides current into the ramp generator proportional to the input voltage. The ramp is then adjusted to compensate for different input voltages. This provides the voltage feed-forward feature of the TPS40077.

The same resistor also sets the undervoltage lockout point. The input start voltage should be used to calculate a value for  $R_{KFF}$ . For this module, the minimum input voltage is 8 V; however, due to tolerances in the IC, a start voltage of 10% less than the minimum input voltage is selected. The start voltage for  $R_{KFF}$  calculation is 7.2 V. Using Equation 35,  $R_{KFF}$  can be selected.

$$R_{KFF} = 0.131 \times R_{T} \times V_{UVLO(on)} - 1.61 \times 10^{-3} \times V_{UVLO(on)}^{2} + 1.886 \times V_{UVLO} - 1.363 - 0.02 \times R_{T}^{2}$$
$$- 4.87 \times 10^{-5} \times R_{T}^{2}$$
(35)

where  $R_{KFF}$  and  $R_T$  are in  $k\Omega$ .

This equation gives an  $R_{KFF}$  value of 156 k $\Omega$ . The closest lower standard value of 154 k $\Omega$  should be selected. This gives a minimum start voltage of 7.1 V.



#### Soft-Start Capacitor, CSS

It is good practice to limit the rise time of the output voltage. This helps prevent output overshoot and possible damage to the load. The selection of the soft-start time is arbitrary. It must meet one condition: it should be greater than the time constant of the output filter, LOUT and COUT. This time is given by

$$t_{START} \ge 2\pi \times \sqrt{LOUT} \times COUT$$
 (36)

The soft-start time must be greater than 0.23 ms. A time of 0.750 ms was chosen. This time also helps limit the initial input current during start-up so that the peak current plus the capacitor start-up current is less than the minimum sort circuit current. The value of CSS can be calculated using Equation 37equation (20).

$$C_{SS} = \frac{I_{SS}}{V_{FB}} \times t_{START} \tag{37}$$

A standard 15-nF MLCC capacitor was chosen. The calculated start time using this capacitor is 0.875 ms.

# Short-Circuit Protection, R<sub>ILIM</sub> and C<sub>ILIM</sub>

Short-circuit protection is programmed using the  $R_{\rm ILIM}$  resistor. Selection of this resistor depends on the  $R_{\rm DS(on)}$  of the switching MOSFET selected and the required short-circuit current trip point,  $I_{\rm SCP}$ . The minimum  $I_{\rm SCP}$  is limited by the inductor peak current, the output voltage, the output capacitor, and the soft-start time. Their relationship is given by Equation 38. A short-circuit current trip point greater than that calculated by this equation should be used.

$$I_{SCP} \ge \frac{COUT \times V_{OUT}}{t_{START}} + I_{PK}$$
(38)

The minimum short-circuit current trip point for this design is 12.25 A. This value is used in Equation 39 to calculate the minimum  $R_{IIM}$  value.

$$R_{ILIM} = \frac{I_{SCP} \times R_{DS(on)MAX} + V_{ILIM(Max)}}{I_{LIM(Min)}}$$
(39)

 $R_{ILIM}$  is calculated to be 1.17  $k\Omega$ , and a 1.2- $k\Omega$  resistor is used to verify that the short circuit current requirements are met. The minimum and maximum short-circuit current can be calculated using Equation 40 and Equation 41.

$$I_{SCP(MIN)} = \frac{I_{ILIM(MIN)} \times R_{ILIM(MIN)} - V_{ILIM(MAX)}}{R_{DS(on)MAX}}$$

$$I_{SCP(MAX)} = \frac{I_{ILIM(MAX)} \times R_{ILIM(MAX)} - V_{ILIM(MIN)}}{R_{DS(on)MIN}}$$
(40)

where:  $V_{\text{ILIM}(MAX)}$  and  $V_{\text{ILIM}(MIN)}$  are maximum and minimum voltages across the high side FET when it is turned on, taking into account temperature variations.

The minimum I<sub>SCP</sub> is 12.25 A, and the maximum is 34 A.

It is also recommended to add a small capacitor,  $C_{ILIM}$ , across  $R_{ILIM}$ . The value of this capacitor should be about half the value calculated in Equation 42.

$$C_{\mathsf{ILIM}(\mathsf{Max})} = \frac{\mathsf{V}_{\mathsf{OUT}} \times 0.2}{\mathsf{V}_{\mathsf{IN}} \times \mathsf{R}_{\mathsf{ILIM}} \times \mathsf{f}_{\mathsf{S}}} \tag{42}$$

This equation yields a maximum C<sub>ILIM</sub> as 55 pF. A smaller value of 27 pF is chosen is chosen.



### Boost Voltage, CBOOST and DBOOST (Optional)

To be able to drive an N-channel MOSFET in the switch location of a buck converter, a capacitor charge pump or boost circuit is required. The TPS40077 contains the elements for this boost circuit. The designer must only add a capacitor, CBOOST, from the switch node of the buck power stage to the BOOST pin of the IC. Selection of this capacitor is based on the total gate charge of the switching MOSFET and the allowable ripple on the boost voltage,  $\Delta V_{BOOST}$ . A ripple of 0.2 V is assumed for this design. Using these two parameters and Equation 43, the minimum value for CBOOST can be calculated.

$$CBOOST > \frac{Q_{g(TOTAL)}}{\Delta V_{BOOST}}$$
(43)

The total gate charge of the switching MOSFET is 23 nC. A minimum CBOOST of  $0.092~\mu F$  is required. A  $0.1~\mu F$  capacitor was chosen. This capacitor must be able to withstand the maximum input voltage plus the maximum voltage on DBP. This is 13.2~V plus 9.0~V, which is 22.2~V. A 50-V capacitor is used.

To reduce losses in the TPS40077 and to increase the available gate voltage for the switching MOSFET, an external diode can be added between the DBP pin and the BOOST pin of the IC. A small-signal Schottky diode should be used here, such as the BAT54.

# Closing the Feedback Loop, R<sub>Z1</sub>, R<sub>P1</sub>, R<sub>P22</sub>, R<sub>SET1</sub>, R<sub>SET2</sub>, C<sub>Z2</sub>, C<sub>P2</sub>, and C<sub>PZ1</sub>

A graphical method is used to select the compensation components. This is a standard feed-forward buck converter. Its PWM gain is given by Equation 44.

$$K_{PWM} \cong \frac{V_{UVLO}}{1 V}$$
 (44)

The ramp voltage is 1 V at the UVLO voltage. Because of the feed-forward compensation, the programmed UVLO voltage is the voltage that sets the PWM gain.

The gain of the output LC filter is given by Equation 45.

$$K_{LC} = \frac{1 + s \times ESR \times COUT}{1 + s \times \frac{LOUT}{ROUT} + s^2 \times LOUT \times COUT}$$
(45)

The PWM and LC gain is

$$G_{c}(s) = K_{PWM} \times K_{LC} \times \frac{V_{UVLO}}{1 \text{ V}} \times \frac{1 + s \times ESR \times COUT}{1 + s \times \frac{LOUT}{ROUT} + s^{2} \times LOUT \times COUT}$$
(46)

To plot this on a Bode plot, the dc gain must be expressed in dB. The dc gain is equal to KPWM. To express this in dB, take its logarithm and multiply by 20. For this converter, the dc gain is

$$DCGAIN = 20 \times log \left[ \frac{V_{UVLO}}{V_{RAMP}} \right] = 20 \times log(7) = 16.9 dB$$
(47)

Also, the pole and zero frequencies should be calculated. A double pole is associated with the LC and a zero is associated with the ESR of the output capacitor. The frequencies where these occur can be calculated using equations,

$$f_{LC\_Pole} = \frac{1}{2\pi \times \sqrt{LOUT \times COUT}} = 4.3 \text{ kHz}$$
 (48)

$$f_{ESR\_Zero} = \frac{1}{2\pi \times ESR \times COUT} = 2.1 \text{ kHz}$$
(49)

Plotting these on a Bode plot to get






Figure 31. PWM and LC Filter Gain

The next step is to establish the required compensation gain to achieve the desired overall system response. The target response is to have the crossover frequency between 1/9 to 1/5 times the switching frequency, in order to have a phase margin greater than 45° and a gain margin greater than 6 dB.

A type-III compensation network, shown in Figure 32, was used for this design. This network gives the best overall flexibility for compensating the converter.




Figure 32. Type-III Compensation With the TPS40077

A typical bode plot for this type of compensation network is shown in Figure 33.






Figure 33. Type-III Compensation Typical Bode Plot

The high-frequency gain and the break (pole and zero) frequencies are calculated using the following equations.

$$VOUT = VREF \times \frac{R_{Z1} + R_{SET}}{R_{SET}}$$
(50)

GAIN = 
$$R_{PZ2} \times \frac{R_{Z1} + R_{P1}}{R_{Z1} \times R_{P1}}$$
 (51)

$$f_{P1} = \frac{1}{2\pi \times R_{P1} \times C_{PZ1}} \tag{52}$$

$$f_{P2} = \frac{C_{P2} + C_{Z2}}{2\pi \times R_{PZ2} \times C_{P2} \times C_{Z2}} \approx \frac{1}{2\pi \times R_{PZ2} \times C_{P2}}$$
(53)

$$f_{Z1} = \frac{1}{2\pi \times R_{Z1} \times C_{PZ1}}$$
 (54)

$$f_{Z2} = \frac{1}{2\pi \times (R_{PZ2} + R_{P1}) \times C_{Z2}} \approx \frac{1}{2\pi \times R_{PZ2} \times C_{Z2}}$$
(55)

Looking at the PWM and LC bode plot, there are a few things which must be done to achieve stability.

- 1. Place two zeros close to the double pole, e.g.  $f_{Z1} = f_{Z2} = 4.3 \text{ kHz}$
- 2. Place both poles well above the crossover frequency. The crossover frequency was selected as one sixth the switching frequency,  $f_{co1} = 50$  kHz,  $f_{P1} = 66$  kHz
- 3. Place the second pole at three times  $f_{co1}$ . This ensures that the overall system gain falls off quickly to give good gain margin,  $f_{p2} = 150 \text{ kHz}$
- 4. The high-frequency gain should be sufficient to ensure 0 dB at the required crossover frequency, GAIN =  $-1 \times$  gain of PWM and LC at the crossover frequency, GAIN = 16.9 dB

Using these values and Equation 50 through Equation 55, the Rs and Cs around the compensation network can be calculated.

- 1. Set  $R_{71} = 51 \text{ k}\Omega$
- 2. Calculate  $R_{SET}$  using Equation 50,  $R_{SET}$  = 32.4 k $\Omega$
- 3. Using Equation 54 and  $f_{z1}$  = 4.3 kHz,  $C_{PZ1}$  can be calculated to be 726 pF,  $C_{PZ1}$ = 680 pF
- 4.  $F_{P1}$  and Equation 52 yields  $R_{P1}$  to be a standard value of 3.3 k $\Omega$ .



- 5. The required gain of 16.9 dB and Equation 51 sets the value for  $R_{PZ2}$ .  $R_{PZ2}$  = 21.5 k $\Omega$ .
- 6.  $C_{Z2}$  is calculated using Equation 55 and the desired frequency for the second zero,  $C_{Z2}$  = 1.7 nF, or using standard values, 1.8 nF.
- 7. Finally,  $C_{P2}$  is calculated using the second pole frequency and Equation 53;  $C_{P2}$  = 47 pF.

Using these values, the simulated results are 57° of phase margin at 54 kHz.

**Table 4. Bill of Materials** 

RefDes	Count	Value	Description	Size	Part Number	Mfr
C1	1	470 μF	Capacitor, aluminum, 470-μF, 25-V, 20%	0.457 x 0.406	EEVFK1E471P	Panasonic
C2, C10	2	0.1 μF	Capacitor, ceramic, 25-V, X7R, 20%	0603	Std	Vishay
C3	1	15 nF	Capacitor, ceramic, 25-V, X7R 20%	0603	Std	Vishay
C4	1	47 pF	Capacitor, ceramic, 25-V, X7R, 20%	0603	Std	Vishay
C5	1	1.8 nF	Capacitor, ceramic, 25-V, X7R 20%	0603	Std	Vishay
C6	1	680 pF	Capacitor, ceramic, 25-V, X7R 20%	0603	Std	Vishay
C7	1	51 pF	Capacitor, ceramic, 25-V, COG 20%	0603	Std	Vishay
C8, C11	2	0.1 μF	Capacitor, ceramic, 25-V, X7R, 20%	0603	Std	Vishay
C9	1	1 μF	Capacitor, ceramic, 25-V, X7R, 20%	0805	Std	Vishay
C12, C14, C15	3	22 μF	Capacitor, ceramic, 22-μF, 16-V, X5R, 20%	1812	C4532X5R1C226M T	TDK
C13	1	2.2 nF	Capacitor, ceramic, 25-V, X7R, 20%	0603	Std	Vishay
C16	1	470 μF	Capacitor, aluminum, SM, 6.3-V, 300-mΩ (FC series)	8 mm × 10 mm	Std	Panasonic
C17	1	47 μF	Capacitor, ceramic, 47-uF, 6.3-V, X5R, 20%	1812	C4532X5R0J476MT	TDK
D1	1	BAT54	Diode, Schottky, 200-mA, 30-V	SOT23	BAT54	Vishay
J1, J2	2	ED1609- ND	Terminal block, 2-pin, 15-A, 5,1-mm	0.40 × 0.35	ED1609	OST
J3	1	PTC36SA AN	Header, 2-pin, 100-mil spacing, (36-pin strip)	0.100 × 2	PTC36SAAN	Sullins
L1	1	2.5 μΗ	Inductor, SMT, 2.5 μH, 16.5-A, 3.4- mΩ	0.515 × 0.516	MLC1550-252ML	Coilcraft
Q1	1	Si7860DP	MOSFET, N-channel, 30-V, 18-A, 8.0-mΩ	PWRPAK S0-8	Si7860DP	Vishay
Q2	1	Si7336AD P	MOSFET, N-channel, 30-V, 18-A, 40-mΩ	PWRPAK S0-8	Si7886ADP	Vishay
Q3	1	FDV301N	MOSFET, N-channel, 25-V, 220-mA, 5- $\Omega$	SOT23	FDV301N	Fairchild
R1	1	10 kΩ	Resistor, chip, 1/16-W, 20%	0603	Std	Std
R2, R6	2	165 kΩ	Resistor, Chip, 1/16-W, 20%	0603	Std	Std
R3	1	32.4 kΩ	Resistor, chip, 1/16-W, 20%	0603	Std	Std



# Table 4. Bill of Materials (continued)

RefDes	Count	Value	Description	Size	Part Number	Mfr
R4, R11	2	0 Ω	Resistor, chip, 1/16-W, 20%	0603	Std	Std
R5	1	21.5k	Resistor, chip, 1/16-W, 20%	0603	Std	Std
R7	1	51.0k	Resistor, chip, 1/16-W, 20%	0603	Std	Std
R8	1	3.3 kΩ	Resistor, chip, 1/16-W, 20%	0603	Std	Std
R9	1	1.8 kΩ	Resistor, chip, 1/16-W, 20%	0603	Std	Std
R10	1	330 kΩ	Resistor, chip, 1/16-W, 20%	0603	Std	Std
R12	1	51 Ω	Resistor, chip, 1/16-W, 20%	0603	Std	Std
R13	1	1 kΩ	Resistor, chip, 1/16-W, 20%	0603	Std	Std
U1	1	TPS40077 PWP	IC, Texas Instruments	PWP16	TPS40077PWP	TI



## **EXAMPLE APPLICATIONS**





Figure 34. 300 kHz, 12 V to 1.8 v

S0209-01



# **EXAMPLE APPLICATIONS (continued)**




50210-0

See the Boost Diode section.

Figure 35. 300 kHz, 12 V to 1.8 v With Improved High-Side Gate Drive



# **EXAMPLE APPLICATIONS (continued)**




See the Boost Diode section.

Figure 36. 500 kHz, 5V to 1.2 V With Improved High-Side Gate Drive



#### **REFERENCES**

# **Package Footprint**



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002, SLMA004, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <a href="https://www.ti.com">www.ti.com</a>. Publication IPC-SM-782 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.
- F. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

PowerPAD is a trademark of Texas Instruments.

Figure 37. Example Land Pattern for PWP (R-PDSO-G16) PowerPAD™ Package



# **REFERENCES** (continued)

## **Related Parts**

The following parts are similar to the TPS40077 and may be of interest:

- TPS40190 Low Pin Count Synchronous Buck Controller (SLUS658)
- TPS40100 Midrange Input Synchronous Buck Controller With Advanced Sequencing and Output Margining (SLUS601)
- TPS40075 Midrange Input Synchronous Buck Controller With Voltage Feed-Forward (SLUS676)
- TPS40057 Wide-Input Synchronous Buck Controller (SLUS593)



### PACKAGE OPTION ADDENDUM

6-Feb-2007

#### **PACKAGING INFORMATION**

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins F	Package Qty	e Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp <sup>(3)</sup>
TPS40077PWP	ACTIVE	HTSSOP	PWP	16	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
TPS40077PWPR	ACTIVE	HTSSOP	PWP	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND**: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# PWP (R-PDSO-G\*\*)

# PowerPAD™ PLASTIC SMALL-OUTLINE PACKAGE

20 PIN SHOWN



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusions. Mold flash and protrusion shall not exceed 0.15 per side.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at www.ti.com <a href="https://www.ti.com">www.ti.com</a>.
- E. Falls within JEDEC MO-153

PowerPAD is a trademark of Texas Instruments.



#### IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
Low Power Wireless	www.ti.com/lpw	Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265