## FEATURES

- 2-V to 12-V Single-Supply Operation
- Specified ON-State Resistance:
- $15 \Omega$ Max With 12-V Supply
- $20 \Omega$ Max With 5-V Supply
- $50 \Omega$ Max With 3.3-V Supply
- Specified Low OFF-Leakage Currents:
- 1 nA at $25^{\circ} \mathrm{C}$
- 10 nA at $85^{\circ} \mathrm{C}$


## - Specified Low ON-Leakage Currents:

- 1 nA at $25^{\circ} \mathrm{C}$
- 10 nA at $85^{\circ} \mathrm{C}$
- Low Charge Injection: 11.5 pC (12-V Supply)
- Fast Switching Speed:
$\mathrm{t}_{\mathrm{ON}}=80 \mathrm{~ns}, \mathrm{t}_{\text {OFF }}=50 \mathrm{~ns}$ (12-V Supply)
- Break-Before-Make Operation ( $\mathrm{t}_{\mathrm{ON}}>\mathrm{t}_{\mathrm{OFF}}$ )
- TTL/CMOS-Logic Compatible With 5-V Supply


## DESCRIPTION/ORDERING INFORMATION

The TS12A4514/TS12A4515 are single pole/single throw (SPST), low-voltage, single-supply CMOS analog switches, with very low switch ON-state resistance. The TS12A4514 is normally open (NO). The TS12A4515 is normally closed (NC).
These CMOS switches can operate continuously with a single supply between 2 V and 12 V . Each switch can handle rail-to-rail analog signals. The OFF-leakage current maximum is only 1 nA at $25^{\circ} \mathrm{C}$ or 10 nA at $85^{\circ} \mathrm{C}$.
All digital inputs have $0.8-\mathrm{V}$ to $2.4-\mathrm{V}$ logic thresholds, ensuring TTL/CMOS-logic compatibility when using a $5-\mathrm{V}$ supply.
For pin-compatible parts for use with dual supplies, see the TS12A4516/TS12A4517.
ORDERING INFORMATION

| TA | PACKAGE ${ }^{(1)}$ |  | ORDERABLE PART NUMBER | TOP-SIDE MARKING |
| :---: | :---: | :---: | :---: | :---: |
| $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ | PDIP - P | Reel of 1000 | TS12A4514P | TS12A4514P |
|  | SOIC - D | Reel of 1500 | TS12A4514D | YD514 |
|  |  | Reel of 2500 | TS12A4514DR |  |
|  | SOP (SOT-23) - DBV | Reel of 3000 | TS12A4514DBVR | PREVIEW |
|  | PDIP - P | Reel of 1000 | TS12A4515P | TS12A4515P |
|  | SOIC - D | Reel of 1500 | TS12A4515D | YD515 |
|  |  | Reel of 2500 | TS12A4515DR |  |
|  | SOP (SOT-23) - DBV | Reel of 3000 | TS12A4515DBVR | PREVIEW |

(1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI website at www.ti.com

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

SPST CMOS ANALOG SWITCHES
SCDS193B-AUGUST 2006-REVISED MARCH 2007
PIN CONFIGURATIONS


| INPUT | SWITCH STATE |  |
| :---: | :---: | :---: |
|  | TS12A4514 | TS12A4515 |
| LOW | OFF | ON |
| HIGH | ON | OFF |


N.C. = Not internally connected

NO = Normally open

## Absolute Minimum and Maximum Ratings ${ }^{(1)(2)}$ <br> voltages referenced to GND

|  |  |  | MIN | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{+}$ | Supply voltage range ${ }^{(3)}$ |  | -0.3 | 13 | V |
| $V_{N C}$ <br> $\mathrm{V}_{\mathrm{NO}}$ <br> $\mathrm{V}_{\mathrm{COM}}$ | Analog voltage range ${ }^{(4)}$ |  | -0.3 | $\begin{array}{r} V_{+}+0.3 \\ \text { or } \pm 20 \mathrm{~mA} \end{array}$ | V |
|  | Continuous current into any terminal |  |  | $\pm 20$ | mA |
|  | Peak current, NO or COM (pulsed at 1 ms , | \% duty cycle) |  | $\pm 30$ | mA |
|  | ESD per method 3015.7 |  |  | >2000 | V |
|  |  | 8-pin plastic DIP (derate $9.09 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $70^{\circ} \mathrm{C}$ ) |  | 727 |  |
|  | Continuous power dissipation ( $\left.\mathrm{T}_{\mathrm{A}}=70^{\circ} \mathrm{C}\right)$ | 8-pin SOIC (derate $5.88 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $70^{\circ} \mathrm{C}$ ) |  | 471 | mW |
|  |  | 5-pin SOT-23 (derate $7.1 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $70{ }^{\circ} \mathrm{C}$ ) |  | 571 |  |
| $\mathrm{T}_{\mathrm{A}}$ | Operating temperature range |  | -40 | 85 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {stg }}$ | Storage temperature range |  | -65 | 150 | ${ }^{\circ} \mathrm{C}$ |
|  | Lead temperature (soldering, 10 s ) |  |  | 300 | ${ }^{\circ} \mathrm{C}$ |

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
(2) The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum
(3) All voltages are with respect to ground, unless otherwise specified.
(4) Voltages exceeding $\mathrm{V}_{+}$or GND on any signal terminal are clamped by internal diodes. Limit forward-diode current to maximum current rating.

## Electrical Characteristics for 5-V Supply ${ }^{(1)}$

## $\mathrm{V}_{+}=4.5 \mathrm{~V}$ to $5.5 \mathrm{~V}, \mathrm{~V}_{\text {INH }}=2.4 \mathrm{~V}, \mathrm{~V}_{\text {INL }}=0.8 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ (unless otherwise noted)

| PARAMETER | SYMBOL | TEST CONDITIONS | $\mathrm{T}_{\mathrm{A}}$ | MIN | TYP ${ }^{(2)}$ MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Analog Switch |  |  |  |  |  |  |
| Analog signal range | $\mathrm{V}_{\text {COM }}, \mathrm{V}_{\mathrm{NO}}, \mathrm{V}_{\mathrm{NC}}$ |  |  | 0 | $\mathrm{V}_{+}$ | V |
| ON-state resistance | $r_{\text {on }}$ | $\begin{aligned} & \mathrm{V}_{+}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{COM}}=3.5 \mathrm{~V}, \\ & \mathrm{I}_{\mathrm{COM}}=1 \mathrm{~mA} \end{aligned}$ | $25^{\circ} \mathrm{C}$ |  | 9.515 | $\Omega$ |
|  |  |  | Full |  | 20 |  |
| ON-state resistance flatness | $\mathrm{r}_{\text {on(flat) }}$ | $\begin{aligned} & \mathrm{V}_{\text {Сом }}=1 \mathrm{~V}, 2 \mathrm{~V}, 3 \mathrm{~V}, \\ & \mathrm{I}_{\text {Сом }}=1 \mathrm{~mA} \end{aligned}$ | $25^{\circ} \mathrm{C}$ |  | 13 | $\Omega$ |
|  |  |  | Full |  | 4 |  |
| NO, NC OFF leakage current ${ }^{(3)}$ | $I_{\text {NO(OFF) }}$, $\mathrm{I}_{\mathrm{NC}(\mathrm{OFF})}$ | $\begin{aligned} & \mathrm{V}_{+}=5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{COM}}=1 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{NO}} \text { or } \mathrm{V}_{\mathrm{NC}}=4.5 \mathrm{~V} \end{aligned}$ | $25^{\circ} \mathrm{C}$ |  | 1 | nA |
|  |  |  | Full |  | 10 |  |
| COM OFF leakage current ${ }^{(3)}$ | $I_{\text {Com(OFF) }}$ | $\begin{aligned} & \mathrm{V}_{+}=5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{COM}}=1 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{NO}} \text { or } \mathrm{V}_{\mathrm{NC}}=4.5 \mathrm{~V} \end{aligned}$ | $25^{\circ} \mathrm{C}$ |  | 1 | nA |
|  |  |  | Full |  | 10 |  |
| COM <br> ON leakage current ${ }^{(3)}$ | $\mathrm{I}_{\text {COM(ON }}$ | $\begin{aligned} & \mathrm{V}_{+}=5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{COM}}=4.5 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{NO}} \text { or } \mathrm{V}_{\mathrm{NC}}=4.5 \mathrm{~V} \end{aligned}$ | $25^{\circ} \mathrm{C}$ |  | 1 | nA |
|  |  |  | Full |  | 10 |  |

## Digital Control Input (IN)

| Input logic high | $\mathrm{V}_{\mathrm{IH}}$ |  | Full | 2.4 | $\mathrm{~V}_{+}$ |
| :--- | :---: | :--- | :--- | ---: | :---: |
| Input logic low | $\mathrm{V}_{\mathrm{IL}}$ |  | $\mathrm{V}^{2}$ |  |  |
| Input leakage current | $\mathrm{I}_{\mathrm{IH}}, \mathrm{I}_{\mathrm{IL}}$ | $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{+}, 0 \mathrm{~V}$ | Full | 0 | 0.8 |


| Dynamic |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Turn-on time | $\mathrm{t}_{\mathrm{ON}}$ | see Figure 2 | $25^{\circ} \mathrm{C}$ | $32 \quad 100$ |  |
|  |  |  | Full | 125 | ns |
| Turn-off time | $\mathrm{t}_{\text {OFF }}$ | see Figure 2 | $25^{\circ} \mathrm{C}$ | $25 \quad 50$ | ns |
|  |  |  | Full | 60 |  |
| Charge injection ${ }^{(4)}$ | $Q_{C}$ | $\begin{aligned} & C_{\mathrm{L}}=1 \mathrm{nF}, \mathrm{~V}_{\mathrm{NO}}=0 \mathrm{~V}, \\ & \mathrm{R}_{\mathrm{S}}=0 \Omega, \text { See Figure } \end{aligned}$ | $25^{\circ} \mathrm{C}$ | -3 | pC |
| NO, NC OFF capacitance | $\mathrm{C}_{\mathrm{NO} \text { (OFF) }}$, $\mathrm{C}_{\mathrm{NC} \text { (OFF) }}$ | $\mathrm{f}=1 \mathrm{MHz}$, See Figure 4 | $25^{\circ} \mathrm{C}$ | 7.5 | pF |
| COM OFF capacitance | $\mathrm{C}_{\text {COM(OFF) }}$ | $\mathrm{f}=1 \mathrm{MHz}$, See Figure 4 | $25^{\circ} \mathrm{C}$ | 7.5 | pF |
| COM <br> ON capacitance | $\mathrm{C}_{\text {COM(ON) }}$ | $\mathrm{f}=1 \mathrm{MHz}$, See Figure 4 | $25^{\circ} \mathrm{C}$ | 19 | pF |
| Digital input capacitance | $\mathrm{C}_{1}$ | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{+}, 0 \mathrm{~V}$ | $25^{\circ} \mathrm{C}$ | 1.5 | pF |
| Bandwidth | BW | $\begin{aligned} & R_{L}=50 \Omega, C_{L}=15 \mathrm{pF}, \\ & \mathrm{~V}_{\mathrm{NO}}=1 \mathrm{~V}_{\mathrm{RMS}}, \mathrm{f}=100 \mathrm{kHz} \end{aligned}$ | $25^{\circ} \mathrm{C}$ | 475 | MHz |
| OFF isolation | $\mathrm{O}_{\text {ISo }}$ | $\begin{aligned} & \mathrm{R}_{\mathrm{L}}=50 \Omega, \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \\ & \mathrm{~V}_{\mathrm{NO}}=1 \mathrm{~V}_{\mathrm{RMS}}, \mathrm{f}=100 \mathrm{kHz} \end{aligned}$ | $25^{\circ} \mathrm{C}$ | -94 | dB |
| Total harmonic distortion | THD | $\begin{aligned} & \mathrm{R}_{\mathrm{L}}=50 \Omega, \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \\ & \mathrm{~V}_{\mathrm{NO}}=1 \mathrm{~V}_{\mathrm{RMS}}, \mathrm{f}=100 \mathrm{kHz} \\ & \hline \end{aligned}$ | $25^{\circ} \mathrm{C}$ | 0.08 | \% |
| Supply |  |  |  |  |  |
| $\mathrm{V}_{+}$supply current | $I_{+}$ | $\mathrm{V}_{\text {IN }}=0 \mathrm{~V}$ or $\mathrm{V}_{+}$ | $25^{\circ} \mathrm{C}$ | 0.05 | $\mu \mathrm{A}$ |
|  |  |  | Full | 0.1 |  |

[^0] SPST CMOS ANALOG SWITCHES

## Electrical Characteristics for 12-V Supply ${ }^{(1)}$

$\mathrm{V}_{+}=11.4 \mathrm{~V}$ to $12.6 \mathrm{~V}, \mathrm{~V}_{\mathbb{N H}}=5 \mathrm{~V}, \mathrm{~V}_{\mathbb{I N L}}=0.8 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ (unless otherwise noted)

| PARAMETER | SYMBOL | TEST CONDITIONS | $\mathrm{T}_{\mathrm{A}}$ | MIN | TYP ${ }^{(2)}$ | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Analog Switch |  |  |  |  |  |  |  |
| Analog signal range | $\mathrm{V}_{\mathrm{COM}}, \mathrm{V}_{\mathrm{NO}}, \mathrm{V}_{\mathrm{NC}}$ |  |  | 0 |  | $\mathrm{V}_{+}$ | V |
| ON-state resistance | $r_{\text {on }}$ | $\begin{aligned} & \mathrm{V}_{+}=11.4 \mathrm{~V}, \mathrm{~V}_{\mathrm{COM}}=10 \mathrm{~V}, \\ & \mathrm{I}_{\mathrm{COM}}=1 \mathrm{~mA} \end{aligned}$ | $25^{\circ} \mathrm{C}$ |  | 6.5 | 10 | $\Omega$ |
|  |  |  | Full |  |  | 15 |  |
| ON-state resistance flatness | $\mathrm{r}_{\text {on(flat) }}$ | $\begin{aligned} & \mathrm{V}_{+}=11.4 \mathrm{~V}, \\ & \mathrm{~V}_{\text {COM }}=2 \mathrm{~V}, 5 \mathrm{~V}, 10 \mathrm{~V}, \\ & \mathrm{I}_{\text {COM }}=1 \mathrm{~mA} \\ & \hline \end{aligned}$ | $25^{\circ} \mathrm{C}$ |  | 1.5 | 3 | $\Omega$ |
|  |  |  | Full |  |  | 4 |  |
| NO, NC <br> OFF leakage current ${ }^{(3)}$ | ${ }^{\prime}$ NO(OFF), <br> $\mathrm{I}_{\mathrm{NC}(\mathrm{OFF})}$ | $\begin{aligned} & \mathrm{V}_{+}=12.6 \mathrm{~V}, \mathrm{~V}_{\mathrm{COM}}=1 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{NO}} \text { or } \mathrm{V}_{\mathrm{NC}}=10 \mathrm{~V} \end{aligned}$ | $25^{\circ} \mathrm{C}$ |  |  | 1 | nA |
|  |  |  | Full |  |  | 10 |  |
| COM <br> OFF leakage current ${ }^{(3)}$ |  | $\begin{aligned} & \mathrm{V}_{+}=12.6 \mathrm{~V}, \mathrm{~V}_{\mathrm{COM}}=1 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{NO}} \text { or } \mathrm{V}_{\mathrm{NC}}=10 \mathrm{~V} \end{aligned}$ | $25^{\circ} \mathrm{C}$ |  |  | 1 | nA |
|  |  |  | Full |  |  | 10 |  |
| COM <br> ON leakage current ${ }^{(3)}$ | $\mathrm{I}_{\text {COM(ON }}$ | $\begin{aligned} & \mathrm{V}_{+}=12.6 \mathrm{~V}, \mathrm{~V}_{\mathrm{COM}}=10 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{NO}} \text { or } \mathrm{V}_{\mathrm{NC}}=10 \mathrm{~V} \end{aligned}$ | $25^{\circ} \mathrm{C}$ |  |  | 1 | nA |
|  |  |  | Full |  |  | 10 |  |
| Digital Control Input (IN) |  |  |  |  |  |  |  |
| Input logic high | $\mathrm{V}_{\mathrm{IH}}$ |  | Full | 5 |  | $\mathrm{V}_{+}$ | V |
| Input logic low | $\mathrm{V}_{\mathrm{IL}}$ |  | Full | 0 |  | 0.8 | V |
| Input leakage current | $\mathrm{I}_{\mathrm{H}}, \mathrm{I}_{\text {IL }}$ | $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{+}, 0 \mathrm{~V}$ | Full |  |  | 0.001 | $\mu \mathrm{A}$ |
| Dynamic |  |  |  |  |  |  |  |
| Turn-on time | $\mathrm{t}_{\mathrm{ON}}$ | See Figure 2 | $25^{\circ} \mathrm{C}$ |  | 22 | 75 | ns |
|  |  |  | Full |  |  | 80 |  |
| Turn-off time | $\mathrm{t}_{\text {OFF }}$ | See Figure 2 | $25^{\circ} \mathrm{C}$ |  | 20 | 45 | ns |
|  |  |  | Full |  |  | 50 |  |
| Charge injection ${ }^{(4)}$ | $\mathrm{Q}_{\mathrm{C}}$ | $\begin{aligned} & C_{\mathrm{L}}=1 \mathrm{nF}, \mathrm{~V}_{\mathrm{NO}}=0 \mathrm{~V}, \\ & \mathrm{R}_{\mathrm{S}}=0 \Omega, \text { See Figure } \end{aligned}$ | $25^{\circ} \mathrm{C}$ |  | -11.5 |  | pC |
| NO, NC OFF capacitance | $\mathrm{C}_{\mathrm{NO} \text { (OFF) }}$ $\mathrm{C}_{\mathrm{NC} \text { (OFF) }}$ | $\mathrm{f}=1 \mathrm{MHz}$, See Figure 4 | $25^{\circ} \mathrm{C}$ |  | 7.5 |  | pF |
| COM OFF capacitance | $\mathrm{C}_{\text {Com(OFF) }}$ | $\mathrm{f}=1 \mathrm{MHz}$, See Figure 4 | $25^{\circ} \mathrm{C}$ |  | 7.5 |  | pF |
| COM ON capacitance | $\mathrm{C}_{\text {COM(ON) }}$ | $\mathrm{f}=1 \mathrm{MHz}$, See Figure 4 | $25^{\circ} \mathrm{C}$ |  | 21.5 |  | pF |
| Digital input capacitance | $\mathrm{C}_{1}$ | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{+}, 0 \mathrm{~V}$ | $25^{\circ} \mathrm{C}$ |  | 1.5 |  | pF |
| Bandwidth | BW | $\begin{aligned} & R_{L}=50 \Omega, C_{L}=15 \mathrm{pF}, \\ & \mathrm{~V}_{\mathrm{NO}}=1 \mathrm{~V}_{\mathrm{RMS}}, \mathrm{f}=100 \mathrm{kHz} \end{aligned}$ | $25^{\circ} \mathrm{C}$ |  | 520 |  | MHz |
| OFF isolation | $\mathrm{O}_{\text {ISO }}$ | $\begin{aligned} & R_{L}=50 \Omega, C_{L}=15 \mathrm{pF}, \\ & \mathrm{~V}_{\mathrm{NO}}=1 \mathrm{~V}_{\mathrm{RMS}}, \mathrm{f}=100 \mathrm{kHz} \end{aligned}$ | $25^{\circ} \mathrm{C}$ |  | -95 |  | dB |
| Total harmonic distortion | THD | $\begin{aligned} & \mathrm{R}_{\mathrm{L}}=50 \Omega, \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \\ & \mathrm{~V}_{\mathrm{NO}}=1 \mathrm{~V}_{\mathrm{RMS}}, \mathrm{f}=100 \mathrm{kHz} \end{aligned}$ | $25^{\circ} \mathrm{C}$ |  | 0.07 |  | \% |
| Supply |  |  |  |  |  |  |  |
| $\mathrm{V}_{+}$supply current | $I_{+}$ | $\mathrm{V}_{\text {IN }}=0 \mathrm{~V}$ or $\mathrm{V}_{+}$ | $25^{\circ} \mathrm{C}$ |  |  | 0.05 | $\mu \mathrm{A}$ |
|  |  |  | Full |  |  | 0.2 |  |

(1) The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum.
(2) Typical values are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
(3) Leakage parameters are $100 \%$ tested at maximum-rated hot operating temperature, and are ensured by correlation at $25^{\circ} \mathrm{C}$.
(4) Specified by design, not production tested

## Electrical Characteristics for 3-V Supply ${ }^{(1)}$

## $\mathrm{V}_{+}=3 \mathrm{~V}$ to $3.6 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ (unless otherwise noted)

| PARAMETER | SYMBOL | TEST CONDITIONS | TA | MIN | TYP ${ }^{(2)}$ | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Analog Switch |  |  |  |  |  |  |  |
| Analog signal range | $\mathrm{V}_{\mathrm{COM}}, \mathrm{V}_{\mathrm{NO}}, \mathrm{V}_{\mathrm{NC}}$ |  |  | 0 |  | $\mathrm{V}_{+}$ | V |
| ON-state resistance | $r_{\text {on }}$ | $\begin{aligned} & \mathrm{V}_{+}=3 \mathrm{~V}, \mathrm{~V}_{\mathrm{COM}}=1.5 \mathrm{~V}, \\ & \mathrm{I}_{\mathrm{NO}}=1 \mathrm{~mA}, \end{aligned}$ | $25^{\circ} \mathrm{C}$ |  | 18.5 | 40 | $\Omega$ |
|  |  |  | Full |  |  | 50 |  |
| ON-state resistance flatness | $\mathrm{r}_{\text {on(flat) }}$ | $\begin{aligned} & \mathrm{V}_{+}=3 \mathrm{~V}, \\ & \mathrm{~V}_{\text {COM }}=1 \mathrm{~V}, 1.5 \mathrm{~V}, 2 \mathrm{~V}, \\ & \mathrm{I}_{\text {COM }}=1 \mathrm{~mA} \end{aligned}$ | $25^{\circ} \mathrm{C}$ |  | 1 | 3 | $\Omega$ |
|  |  |  | Full |  |  | 4 |  |
| NO, NC OFF leakage current ${ }^{(3)}$ | $I_{\text {NO(OFF), }}$ $\mathrm{I}_{\mathrm{NC}(\mathrm{OFF})}$ | $\begin{aligned} & \mathrm{V}_{+}=3.6 \mathrm{~V}, \mathrm{~V}_{\mathrm{COM}}=1 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{NO}} \text { or } \mathrm{V}_{\mathrm{NC}}=3 \mathrm{~V} \end{aligned}$ | $25^{\circ} \mathrm{C}$ |  |  | 1 | nA |
|  |  |  | Full |  |  | 10 |  |
| COM <br> OFF leakage current ${ }^{(3)}$ | $I_{\text {com( }}^{\text {(OFF })}$ | $\begin{aligned} & \mathrm{V}_{+}=3.6 \mathrm{~V}, \mathrm{~V}_{\mathrm{COM}}=1 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{NO}} \text { or } \mathrm{V}_{\mathrm{NC}}=3 \mathrm{~V} \end{aligned}$ | $25^{\circ} \mathrm{C}$ |  |  | 1 | nA |
|  |  |  | Full |  |  | 10 |  |
| COM <br> ON leakage current ${ }^{(3)}$ | $\mathrm{I}_{\text {COM(ON }}$ | $\begin{aligned} & \mathrm{V}_{+}=3.6 \mathrm{~V}, \mathrm{~V}_{\mathrm{COM}}=3 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{NO}} \text { or } \mathrm{V}_{\mathrm{NC}}=3 \mathrm{~V} \end{aligned}$ | $25^{\circ} \mathrm{C}$ |  |  | 1 | nA |
|  |  |  | Full |  |  | 10 |  |
| Digital Control Input (IN) |  |  |  |  |  |  |  |
| Input logic high | $\mathrm{V}_{\mathrm{IH}}$ |  | Full | 2.4 |  | $\mathrm{V}_{+}$ | V |
| Input logic low | $\mathrm{V}_{\text {IL }}$ |  | Full | 0 |  | 0.8 | V |
| Input leakage current | $\mathrm{I}_{\mathrm{IH}}, \mathrm{I}_{\text {IL }}$ | $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{+}, 0 \mathrm{~V}$ | Full |  |  | 0.01 | $\mu \mathrm{A}$ |
| Dynamic |  |  |  |  |  |  |  |
| Turn-on time ${ }^{(4)}$ | $\mathrm{t}_{\mathrm{oN}}$ | See Figure 2 | $25^{\circ} \mathrm{C}$ |  | 63 | 120 | ns |
|  |  |  | Full |  |  | 175 |  |
| Turn-off time ${ }^{(4)}$ | toff | See Figure 2 | $25^{\circ} \mathrm{C}$ |  | 33 | 80 | ns |
|  |  |  | Full |  |  | 120 |  |
| Charge injection ${ }^{(4)}$ | $Q_{C}$ | $C_{L}=1 \mathrm{nF}$, See Figure 1 | $25^{\circ} \mathrm{C}$ |  | -1.5 |  | pC |
| $\begin{aligned} & \text { NO, NC } \\ & \text { OFF capacitance } \end{aligned}$ | $\mathrm{C}_{\mathrm{NO} \text { (OFF) }}$, $\mathrm{C}_{\mathrm{NC} \text { (OFF) }}$ | $\mathrm{f}=1 \mathrm{MHz}$, See Figure 4 | $25^{\circ} \mathrm{C}$ |  | 7.5 |  | pF |
| COM <br> OFF capacitance | $\mathrm{C}_{\text {Com(OFF) }}$ | $\mathrm{f}=1 \mathrm{MHz}$, See Figure 4 | $25^{\circ} \mathrm{C}$ |  | 7.5 |  | pF |
| COM <br> ON capacitance | $\mathrm{C}_{\text {COM(ON) }}$ | $\mathrm{f}=1 \mathrm{MHz}$, See Figure 4 | $25^{\circ} \mathrm{C}$ |  | 17 |  | pF |
| Digital input capacitance | $\mathrm{C}_{1}$ | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{+}, 0 \mathrm{~V}$ | $25^{\circ} \mathrm{C}$ |  | 1.5 |  | pF |
| Bandwidth | BW | $\begin{aligned} & \mathrm{R}_{\mathrm{L}}=50 \Omega, \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \\ & \mathrm{~V}_{\mathrm{NO}}=1 \mathrm{~V}_{\mathrm{RMS}}, \mathrm{f}=100 \mathrm{kHz} \end{aligned}$ | $25^{\circ} \mathrm{C}$ |  | 460 |  | MHz |
| OFF isolation | $\mathrm{O}_{\text {ISo }}$ | $\begin{aligned} & R_{L}=50 \Omega, C_{L}=15 \mathrm{pF}, \\ & \mathrm{~V}_{\mathrm{NO}}=1 \mathrm{~V}_{\mathrm{RMS}}, \mathrm{f}=100 \mathrm{kHz} \end{aligned}$ | $25^{\circ} \mathrm{C}$ |  | -94 |  | dB |
| Total harmonic distortion | THD | $\begin{aligned} & \mathrm{R}_{\mathrm{L}}=50 \Omega, \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \\ & \mathrm{~V}_{\mathrm{NO}}=1 \mathrm{~V}_{\mathrm{RMS}}, \mathrm{f}=100 \mathrm{kHz} \end{aligned}$ | $25^{\circ} \mathrm{C}$ |  | 0.15 |  | \% |
| Supply |  |  |  |  |  |  |  |
| $\mathrm{V}_{+}$supply current | $I_{+}$ | $\mathrm{V}_{\text {IN }}=0 \mathrm{~V}$ or $\mathrm{V}_{+}$ | $25^{\circ} \mathrm{C}$ |  |  | 0.03 | $\mu \mathrm{A}$ |
|  |  |  | Full |  |  | 0.05 |  |

(1) The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum.
(2) Typical values are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
(3) Leakage parameters are $100 \%$ tested at maximum-rated hot operating temperature, and are ensured by correlation at $25^{\circ} \mathrm{C}$.
(4) Specified by design, not production tested

PIN DESCRIPTION ${ }^{(1)}$

| PIN NO. |  |  |  | NAME | DESCRIPTION |
| :---: | :---: | :---: | :---: | :---: | :---: |
| TS12A4514 |  | TS12A4515 |  |  |  |
| D, P | SOT-23 | D, P | SOT-23 |  |  |
| 1 | 1 | 1 | 1 | COM | Common |
| 2, 3, 5 | - | 2, 3, 5 | - | NC | No connect (not internally connected) |
| 4 | 5 | 4 | 5 | $\mathrm{V}_{+}$ | Power supply |
| 6 | 4 | 6 | 4 | IN | Digital control to connect COM to NO or NC |
| 7 | 3 | 7 | 3 | GND | Digital ground |
| 8 | 2 | - | - | NO | Normally open |
| - | - | 8 | 2 | NC | Normally closed |

(1) NO, NC, and COM pins are identical and interchangeable. Any may be considered as an input or an output; signals pass in both directions.

## APPLICATION INFORMATION

## Power-Supply Considerations

The TS12A4514/TS12A4515 construction is typical of most CMOS analog switches, except that they have only two supply pins: $\mathrm{V}_{+}$and GND. $\mathrm{V}_{+}$and GND drive the internal CMOS switches and set their analog voltage limits. Reverse ESD-protection diodes are internally connected between each analog-signal pin and both $\mathrm{V}_{+}$and GND. One of these diodes conducts if any analog signal exceeds $\mathrm{V}_{+}$or GND.
Virtually all the analog leakage current comes from the ESD diodes to $\mathrm{V}_{+}$or GND. Although the ESD diodes on a given signal pin are identical and, therefore, fairly well balanced, they are reverse biased differently. Each is biased by either $\mathrm{V}_{+}$or GND and the analog signal. This means their leakages will vary as the signal varies. The difference in the two diode leakages to the $\mathrm{V}_{+}$and GND pins constitutes the analog-signal-path leakage current. All analog leakage current flows between each pin and one of the supply terminals, not to the other switch terminal. This is why both sides of a given switch can show leakage currents of the same or opposite polarity.
There is no connection between the analog-signal paths and $\mathrm{V}_{+}$or GND.
$\mathrm{V}_{+}$and GND also power the internal logic and logic-level translators. The logic-level translators convert the logic levels to switched $\mathrm{V}_{+}$and GND signals to drive the analog signal gates.

## Logic-Level Thresholds

The logic-level thresholds are CMOS/TTL compatible when $\mathrm{V}_{+}$is 5 V . As $\mathrm{V}_{+}$is raised, the level threshold increases slightly. When $\mathrm{V}_{+}$reaches 12 V , the level threshold is about 3 V - above the TTL-specified high-level minimum of 2.8 V , but still compatible with CMOS outputs.

## CAUTION:

Do not connect the TS12A4514/MAS4515 $\mathrm{V}_{+}$to 3 V and then connect the logic-level pins to logic-level signals that operate from $5-\mathrm{V}$ supply. Output levels can exceed 3 V and violate the absolute maximum ratings, damaging the part and/or external circuits.

## High-Frequency Performance

In $50-\Omega$ systems, signal response is reasonably flat up to 250 MHz (see Typical Operating Characteristics). Above 20 MHz , the on response has several minor peaks that are highly layout dependent. The problem is not in turning the switch on; it is turning it off. The OFF-state switch acts like a capacitor and passes higher frequencies with less attenuation. At 10 MHz , OFF isolation is about -45 dB in $50-\Omega$ systems, decreasing (approximately 20 dB per decade) as frequency increases. Higher circuit impedances also make OFF isolation decrease. OFF isolation is about 3 dB above that of a bare IC socket, and is due entirely to capacitive coupling.

## Test Circuits/Timing Diagrams


 transfer error $Q$ when the channel turns off.
$\mathrm{Q}=\Delta \mathrm{V}_{\text {OUT }} \times \mathrm{C}_{\mathrm{L}}$

Figure 1. Charge Injection

## APPLICATION INFORMATION (continued)



Figure 2. Switching Times


Measurements are standardized against short at socket terminals. OFF isolation is measured between COM and OFF terminals on each switch. ON loss is measured between COM and ON terminals on each switch. Signal direction through switch is reversed; worst values are recorded.

$$
\begin{aligned}
\text { OFF Isolation } & =20 \log \frac{\mathrm{~V}_{\mathrm{OUT}}}{\mathrm{~V}_{\mathrm{IN}}} \\
\text { ON Loss } & =20 \log \frac{\mathrm{~V}_{\mathrm{OUT}}}{\mathrm{~V}_{\mathrm{IN}}}
\end{aligned}
$$

Figure 3. OFF Isolation and ON Loss


Figure 4. NO, NC, and COM Capacitance

## PACKAGING INFORMATION

| Orderable Device | Status ${ }^{(1)}$ | Package Type | Package Drawing | Pins | Package Qty | $\text { e Eco Plan }{ }^{(2)}$ | Lead/Ball Finish | MSL Peak Temp ${ }^{(3)}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TS12A4514D | ACTIVE | SOIC | D | 8 | 75 | Green (RoHS \& no $\mathrm{Sb} / \mathrm{Br}$ ) | CU NIPDAU | Level-1-260C-UNLIM |
| TS12A4514DG4 | ACTIVE | SOIC | D | 8 | 75 | Green (RoHS \& no $\mathrm{Sb} / \mathrm{Br}$ ) | CU NIPDAU | Level-1-260C-UNLIM |
| TS12A4514DR | ACTIVE | SOIC | D | 8 | 2500 | Green (RoHS \& no $\mathrm{Sb} / \mathrm{Br}$ ) | CU NIPDAU | Level-1-260C-UNLIM |
| TS12A4514DRG4 | ACTIVE | SOIC | D | 8 | 2500 | $\begin{gathered} \text { Green (RoHS \& } \\ \text { no Sb/Br) } \\ \hline \end{gathered}$ | CU NIPDAU | Level-1-260C-UNLIM |
| TS12A4514P | ACTIVE | PDIP | P | 8 | 50 | Pb-Free (RoHS) | CU NIPDAU | N/ A for Pkg Type |
| TS12A4514PE4 | ACTIVE | PDIP | P | 8 | 50 | Pb-Free (RoHS) | CU NIPDAU | N/ A for Pkg Type |
| TS12A4515D | ACTIVE | SOIC | D | 8 | 75 | Green (RoHS \& no $\mathrm{Sb} / \mathrm{Br}$ ) | CU NIPDAU | Level-1-260C-UNLIM |
| TS12A4515DG4 | ACTIVE | SOIC | D | 8 | 75 | Green (RoHS \& no $\mathrm{Sb} / \mathrm{Br}$ ) | CU NIPDAU | Level-1-260C-UNLIM |
| TS12A4515DR | ACTIVE | SOIC | D | 8 | 2500 | $\begin{gathered} \text { Green (RoHS \& } \\ \text { no Sb/Br) } \\ \hline \end{gathered}$ | CU NIPDAU | Level-1-260C-UNLIM |
| TS12A4515DRG4 | ACTIVE | SOIC | D | 8 | 2500 | $\begin{gathered} \text { Green (RoHS \& } \\ \text { no Sb/Br) } \\ \hline \end{gathered}$ | CU NIPDAU | Level-1-260C-UNLIM |
| TS12A4515P | ACTIVE | PDIP | P | 8 | 50 | Pb-Free (RoHS) | CU NIPDAU | N/ A for Pkg Type |
| TS12A4515PE4 | ACTIVE | PDIP | P | 8 | 50 | Pb-Free (RoHS) | CU NIPDAU | N/ A for Pkg Type |

${ }^{(1)}$ The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
${ }^{(2)}$ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS \& no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.
TBD: The $\mathrm{Pb}-\mathrm{Free} / \mathrm{Green}$ conversion plan has not been defined.
Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed $0.1 \%$ by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb -Free products are suitable for use in specified lead-free processes.
Pb -Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.
Green (RoHS \& no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants ( Br or Sb do not exceed $0.1 \%$ by weight in homogeneous material)
${ }^{(3)}$ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer:The information provided on this page represents Tl's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


Carrier tape design is defined largely by the component lentgh, width, and thickness.

| Ao $=$ Dimension designed to accommodate the component width. |
| :--- |
| Bo $=$ Dimension designed to accommodate the component length. |
| Ko $=$ Dimension designed to accommodate the component thickness. |
| $\mathrm{W}=$ Overall width of the carrier tape. |
| $\mathrm{P}=$ Pitch between successive cavity centers. |



## TAPE AND REEL INFORMATION

| Device | Package | Pins | Site | Reel <br> Diameter <br> $(\mathbf{m m})$ | Reel <br> Width <br> $(\mathbf{m m})$ | $\mathbf{A 0}(\mathbf{m m})$ | B0 (mm) | K0 (mm) | P1 <br> $(\mathbf{m m})$ | $\mathbf{W}$ <br> $(\mathbf{m m})$ | Pin1 <br> Quadrant |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TS12A4514DR | D | 8 | MLA | 330 | 12 | 6.4 | 5.2 | 2.1 | 8 | 12 | Q1 |
| TS12A4515DR | D | 8 | MLA | 330 | 12 | 6.4 | 5.2 | 2.1 | 8 | 12 | Q1 |



## TAPE AND REEL BOX INFORMATION

| Device | Package | Pins | Site | Length (mm) | Width (mm) | Height (mm) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TS12A4514DR | D | 8 | MLA | 338.1 | 340.5 | 20.64 |
| TS12A4515DR | D | 8 | MLA | 338.1 | 340.5 | 20.64 |




NOTES: A. All linear dimensions are in inches (millimeters).
B. This drawing is subject to change without notice.
C. Falls within JEDEC MS-001

D (R-PDSO-G8)

## PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).
B. This drawing is subject to change without notice.

Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed $.006(0,15)$ per end.
D Body width does not include interlead flash. Interlead flash shall not exceed $.017(0,43)$ per side.
E. Reference JEDEC MS-012 variation AA.

## IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to Tl's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with Tl's standard warranty. Testing and other quality control techniques are used to the extent Tl deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.
Tl assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.
TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI .
Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. Tl is not responsible or liable for such altered documentation.
Resale of TI products or services with statements different from or beyond the parameters stated by Tl for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. Tl is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.
TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.
TI products are neither designed nor intended for use in automotive applications or environments unless the specific Tl products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.
Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

| Products |  |
| :--- | :--- |
| Amplifiers | amplifier.ti.com |
| Data Converters | ataconverter.ti.com |
| DSP | asp.ti.com |
| Interface | nterface.ti.com |
| Logic | ogic.ti.com |
| Power Mgmt | bwer.ti.com |
| Microcontrollers | microcontroller.ti.com |
| Low Power | www.ti.com/lpw |
| Wireless |  |


| Applications |  |
| :--- | :--- |
| Audio | www.ti.com/audio |
| Automotive | www.ti.com/automotive |
| Broadband | www.ti.com/broadband |
| Digital Control | www.ti.com/digitalcontro |
| Military | www.ti.com/military |
| Optical Networking | ww.ti.com/opticalnetwork |
| Security | www.ti.com/security |
| Telephony |  |
|  |  |
| Video \& Imaging | Nww.ti.com/vided |
| Wireless | Nww.ti.com/wireless |

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2007, Texas Instruments Incorporated


[^0]:    (1) The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum.
    (2) Typical values are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
    (3) Leakage parameters are $100 \%$ tested at maximum-rated hot operating temperature, and are ensured by correlation at $25^{\circ} \mathrm{C}$.
    (4) Specified by design, not production tested

