
SLRS054B-JULY 2003-REVISED FEBRUARY 2005

FEATURES

- 500-mA-Rated Collector Current (Single Output)
- High-Voltage Outputs . . . 50 V
- Output Clamp Diodes
- Inputs Compatible With Various Types of Logic
- Relay-Driver Applications

DESCRIPTION/ORDERING INFORMATION

The ULN2003AI is a high-voltage, high-current Darlington transistor array. This device consists of seven npn Darlington pairs that feature high-voltage outputs with common-cathode clamp diodes for switching inductive loads. The collector-current rating of a single Darlington pair is 500 mA. The Darlington pairs can be paralleled for higher current capability. Applications include relay drivers, hammer drivers, lamp drivers, display drivers (LED and gas discharge), line drivers, and logic buffers.



The ULN2003AI has a 2.7-k Ω series base resistor for each Darlington pair for operation directly with TTL or 5-V CMOS devices.

ORDERING INFORMATION


T _A	PACKAGE		ORDERABLE PART NUMBER	TOP-SIDE MARKING		
	PDIP (N)	Tube of 425	ULN2003AIN	ULN2003AIN		
–40°C to 105°C	COIC (D)	Tube of 40	ULN2003AID	ULN2003AI		
	SOIC (D)	Reel of 2500	ULN2003AIDR	ULINZUUSAI		
	TSSOP (PW)	Reel of 2000	ULN2003AIPWR	UN2003AI		




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



LOGIC DIAGRAM



SCHEMATICS (EACH DARLINGTON PAIR)



All resistor values shown are nominal.



SLRS054B-JULY 2003-REVISED FEBRUARY 2005

Absolute Maximum Ratings⁽¹⁾

at 25°C free-air temperature (unless otherwise noted)

			MIN	MAX	UNIT
V_{CC}	Collector-emitter voltage			50	V
	Clamp diode reverse voltage (2)			50	V
VI	Input voltage ⁽²⁾			30	V
	Peak collector current ⁽³⁾⁽⁴⁾			500	mA
I _{OK}	Output clamp current		500	mA	
	Total emitter-terminal current				Α
T _A	Operating free-air temperature range		-40	105	°C
		D package		73	
θ_{JA}	Package thermal impedance (3)(4)	N package		67	7 °C/W
		PW package		108	
T_{J}	Operating virtual junction temperature		150	°C	
T _{stg}	Storage temperature range		-65	150	°C

Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

Electrical Characteristics

 $T_A = 25^{\circ}C$

	PARAMETER	TEST FIGURE	TEST (MIN	TYP	MAX	UNIT	
				$I_C = 200 \text{ mA}$			2.4	
$V_{I(on)}$	On-state input voltage	5	$V_{CE} = 2 V$	$I_C = 250 \text{ mA}$			2.7	V
				$I_C = 300 \text{ mA}$			3	
			$I_1 = 250 \mu A$,	$I_C = 100 \text{ mA}$		0.9	1.1	
$V_{CE(sat)}$	Collector-emitter saturation voltage	4	$I_I = 350 \mu A$,	$I_C = 200 \text{ mA}$		1	1.3	V
			$I_I = 500 \mu A$,	I _C = 350 mA		1.2	1.6	
I _{CEX}	Collector cutoff current	1	$V_{CE} = 50 \text{ V},$	$I_I = 0$			50	μΑ
V_{F}	Clamp forward voltage	7	$I_F = 350 \text{ mA}$			1.7	2	V
I _{I(off)}	Off-state input current	2	$V_{CE} = 50 \text{ V},$	$I_C = 500 \mu A$	50	65		μΑ
I _I	Input current	3	V _I = 3.85 V			0.93	1.35	mA
I _R	Clamp reverse current	6	V _R = 50 V				50	μΑ
Ci	Input capacitance		$V_I = 0$,	f = 1 MHz		15	25	pF

All voltage values are with respect to the emitter/substrate terminal E, unless otherwise noted. Maximum power dissipation is a function of $T_J(max)$, θ_{JA} , and T_A . The maximum allowable power dissipation at any allowable ambient temperature is $P_D = (T_J(max) - T_A)/\theta_{JA}$. Operating at the absolute maximum T_J of 150°C can affect reliability. The package thermal impedance is calculated in accordance with JESD 51-7.

ULN2003AI HIGH-VOLTAGE, HIGH-CURRENT DARLINGTON TRANSISTOR ARRAY

SLRS054B-JULY 2003-REVISED FEBRUARY 2005



Electrical Characteristics

 $T_A = -40^{\circ}C$ to $105^{\circ}C$

	PARAMETER	TEST FIGURE	TEST (MIN	TYP	MAX	UNIT	
				I _C = 200 mA			2.7	
$V_{I(on)}$	On-state input voltage	5	$V_{CE} = 2 V$	$I_C = 250 \text{ mA}$			2.9	V
				I _C = 300 mA			3	
			$I_1 = 250 \mu A$,	$I_C = 100 \text{ mA}$		0.9	1.2	
V _{CE(sat)}	Collector-emitter saturation voltage	4	$I_1 = 350 \ \mu A$,	$I_C = 200 \text{ mA}$		1	1.4	V
			$I_1 = 500 \mu A$,	$I_C = 350 \text{ mA}$		1.2	1.7	
I _{CEX}	Collector cutoff current	1	$V_{CE} = 50 \text{ V},$	I ₁ = 0			100	μΑ
V _F	Clamp forward voltage	7	I _F = 350 mA			1.7	2.2	V
I _{I(off)}	Off-state input current	2	V _{CE} = 50 V,	I _C = 500 μA	30	65		μΑ
I	Input current	3	V _I = 3.85 V			0.93	1.35	mA
I _R	Clamp reverse current	6	V _R = 50 V				100	μΑ
C _i	Input capacitance		$V_I = 0$,	f = 1 MHz		15	25	pF

Switching Characteristics

T_A = 25°C

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _{PLH}	Propagation delay time, low- to high-level output	See Figure 8		0.25	1	μs
t _{PHL}	Propagation delay time, high- to low-level output	See Figure 8		0.25	1	μs
V_{OH}	High-level output voltage after switching	$V_S = 50 \text{ V}, I_O \approx 300 \text{ mA}, \text{ See Figure 9}$	V _S – 20			mV

Switching Characteristics

 $T_A = -40^{\circ}C \text{ to } 105^{\circ}C$

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _{PLH}	Propagation delay time, low- to high-level output	See Figure 8		1	10	μs
t _{PHL}	Propagation delay time, high- to low-level output	See Figure 8		1	10	μs
V_{OH}	High-level output voltage after switching	$V_S = 50 \text{ V}, \qquad I_O \approx 300 \text{ mA, See Figure 9}$	V _S - 50			mV



PARAMETER MEASUREMENT INFORMATION




Figure 1. I_{CEX} Test Circuit




Figure 2. I_{I(off)} Test Circuit





Figure 3. I_I Test Circuit



NOTE: I_I is fixed for measuring $V_{\text{CE(sat)}}$, variable for measuring h_{FE} .

Figure 4. h_{FE}, V_{CE(sat)} Test Circuit




Figure 5. V_{I(on)} Test Circuit




Figure 6. I_R Test Circuit




Figure 7. V_F Test Circuit



PARAMETER MEASUREMENT INFORMATION





Figure 8. Propagation Delay-Time Waveforms



NOTES: A. The pulse generator has the following characteristics: PRR = 12.5 kHz, Z_0 = 50 Ω .


- B. C_L includes probe and jig capacitance.
- C. For testing, $V_{IH} = 3 V$

Figure 9. Latch-Up Test Circuit and Voltage Waveforms




TYPICAL CHARACTERISTICS

COLLECTOR-EMITTER SATURATION VOLTAGE vs COLLECTOR CURRENT (ONE DARLINGTON)



COLLECTOR-EMITTER SATURATION VOLTAGE vs TOTAL COLLECTOR CURRENT



COLLECTOR CURRENT




Figure 12



THERMAL INFORMATION




Figure 13




Figure 14





APPLICATION INFORMATION




Figure 15. TTL to Load

Figure 16. Use of Pullup Resistors to Increase Drive Current





ti.com 28-Feb-2005

PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
ULN2003AID	ACTIVE	SOIC	D	16	40	Pb-Free (RoHS)	CU NIPDAU	Level-2-260C-1 YEAR Level-1-235C-UNLIM
ULN2003AIDR	ACTIVE	SOIC	D	16	2500	Pb-Free (RoHS)	CU NIPDAU	Level-2-260C-1 YEAR/ Level-1-235C-UNLIM
ULN2003AIN	ACTIVE	PDIP	N	16	25	Pb-Free (RoHS)	CU NIPDAU	Level-NC-NC-NC
ULN2003AIPW	ACTIVE	TSSOP	PW	16	90	Pb-Free (RoHS)	CU NIPDAU	Level-1-250C-UNLIM
ULN2003AIPWR	ACTIVE	TSSOP	PW	16	2000	Pb-Free (RoHS)	CU NIPDAU	Level-1-250C-UNLIM

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - May not be currently available - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

None: Not yet available Lead (Pb-Free).

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Green (RoHS & no Sb/Br): TI defines "Green" to mean "Pb-Free" and in addition, uses package materials that do not contain halogens, including bromine (Br) or antimony (Sb) above 0.1% of total product weight.

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDECindustry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN




NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.



D (R-PDSO-G16)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-012 variation AC.



PW (R-PDSO-G**)

14 PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2005, Texas Instruments Incorporated